

**APPLICATION FOR  
UNITED STATES PATENT  
IN THE NAMES OF**

**James Herbert Kukula  
Rajeev Kumar Ranjan  
and  
Thomas Robert Shiple**

**for**

**Method and Apparatus For Formally  
Constraining Random Simulation**

**DOCKET NO. 06816.0036 (A1998-009)**

**Please direct communications to:  
Howrey Simon Arnold & White, LLP  
1299 Pennsylvania Ave., N.W.  
Washington, D.C. 20004-2402  
(202) 783- 0800  
Express Mail Number EH825079706US**

## Method and Apparatus For Formally Constraining Random Simulation

As provided for under 35 U.S.C. § 119(e), this patent claims benefit of the 5 filing date for U.S. Provisional Application "Method and Apparatus For Formally Constraining Random Simulation," Application No. 60/262,488, filed Jan. 17, 2001. Application No. 60/262,488 is herein incorporated by reference.

### FIELD OF THE INVENTION

10 The present invention relates generally to the functional verification of digital electronic circuits. More specifically, the present invention relates to a form of functional verification which combines random simulation with formal methods.

### 15 BACKGROUND OF THE INVENTION

To tackle the increasing complexity of digital electronic circuits, designers need faster and more accurate methods for verifying the functionality of such circuits, particularly in light of ever shrinking product development times.

20 The complexity of designing such circuits is often handled by expressing the design in a high-level hardware description language (HLHDL), such as Verilog HDL. The detailed syntax and semantics of Verilog HDL is specified in the following publication that is herein incorporated by reference: "IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language," IEEE Standard 1364-1995, Institute of Electrical and Electronic Engineers, Oct. 1996.

25 HLHDLs allow the designer to save design time by permitting him or her to express the desired functionality at the *register transfer level* (RTL) of abstraction or higher. The high-level HDL description is then converted into an actual circuit through a process, well known to those of ordinary skill in the art as

“synthesis,” involving translation and optimization. An HLHDL description can be verified without translating the HLHDL to a lower-level description.

Verification of the HLHDL description is important since detecting a circuit problem early prevents the expenditure of valuable designer time on achieving

5 an efficient circuit implementation for a design which, at a higher level, will not achieve its intended purpose. Such an HLHDL design, whose correctness is to be determined, shall be referred to as the “design under test” or DUT. In addition, testing of the DUT can be accomplished much more quickly in an HLHDL than after the DUT has been translated into a lower-level, more circuit oriented, description.

10

HLHDLs describe, directly or indirectly, the two main kinds of circuit entities of an RTL circuit description: i) state devices or sequential logic which store data upon application of a clock signal, and ii) combinational logic. The state devices typically act as either: i) an interface between conceptually distinct circuit systems, or ii) storage for the intermediate or final results of functional evaluation performed by the combinational logic.

15

Conventionally, such a DUT would be tested by simulating it and applying a test stimulus to the simulation. The test stimulus often consists of multiple “stimulus vectors,” each stimulus vector being applied at a succeeding time increment. Each stimulus vector is typically a collection of binary bits, each of which is applied to a corresponding input of the design under test (DUT). The response of the DUT to the test stimulus is collected and analyzed. If the collected response agrees with the expected response then, to some degree of certainty, the DUT is believed by the circuit designer to be expressing the desired functionality. While simulation provides for relatively “deep” penetration of the space of possible states for the DUT (i.e., can transition the DUT through a long sequence of time steps), it often does not provide acceptably broad coverage -- i.e., the circuit designer does not know the extent to which the test stimulus has exercised the DUT.

20

25

Another approach is the use of exhaustive formal search methods. One application of formal methods involves the definition of a set of erroneous states

for the DUT and the determination, by formal methods, as to whether an erroneous state is reachable from an initial state of the DUT. Such methods provide potentially complete (i.e., broad) coverage of the state space of the DUT, but for even moderately complex DUTs the state space is so large that time and 5 resource limits preclude a deep exploration. Therefore, erroneous conditions that require a greater number of state transitions of the DUT before they can be reached will not be identified.

It would therefore be desirable to combine the depth coverage capabilities of simulation with the breadth coverage of formal methods to achieve a 10 verification technique that can more thoroughly test large DUTs.

## SUMMARY OF THE INVENTION

A summary of the present invention is presented in connection with Figures 10-12. A DUT to be verified is typically translated into a finite state 15 machine referred to as  $FSM_{verify}$ . A set of goal states, to be searched for their reachability from a start or initial state of  $FSM_{verify}$ , is defined. Figure 10, step 1000.

An initial, or start state, from which to search for a goal state, is selected. Step 1001. This start state will form the first state of any sequence of states 20 (called the output sequence of states) that may be output as a complete sequence of states from the start state to a goal state. Step 1001.

An overapproximated path is found from the start state to a goal state. Step 1002. This overapproximated path is represented by a stepping stone matrix, which is created as follows. Note that step 1002 of Figure 10 is shown in 25 greater detail in Figure 11.

The present invention selects a partitioning of the state bits and primary inputs (primary inputs henceforth referred to simply as “inputs,” unless otherwise noted) of  $FSM_{verify}$ . A start state is divided according to the partitioning of  $FSM_{verify}$ . Each start state partition is typically represented by a characteristic function preferably implemented as a BDD data structure. The next state 30 relation of  $FSM_{verify}$  is also partitioned according to the selected partitioning for

$FSM_{verify}$  and each transition relation partition is also typically represented as a characteristic function preferably implemented as a BDD.

Beginning with the partitioned start state, at a time step zero, a forward approximation equation (equation (1) of Section 3.1) is successively applied to produce, for each state set at a time  $t-1$ , a corresponding state set at time  $t$ . Specifically, in order to produce a state set at a time  $t$  for a particular partition (which we shall refer to as “*example\_2*”), the forward approximation equation utilizes the state sets at time  $t-1$  of the fanin to partition *example\_2* along with the transition relation of *example\_2*. In general, the fanin of a state partition (call it state partition “*example\_1*”), are those state or input partitions which, upon one pass through the next state function of  $FSM_{verify}$ , can potentially determine the next state of the partition *example\_1*. The forward approximation equation is applied until the state set partitions of a time step comprise at least one goal state, and the resulting matrix is referred to as the state matrix portion of a stepping stone matrix.

In addition to a state matrix, a stepping stone matrix is comprised of a matrix of input sets (the input matrix) typically generated as follows. The primary inputs are partitioned into blocks, with each block being assigned a set of effective input combinations that includes all possible combinations of input values. These input sets are assigned to time step zero. For purposes of initially creating the stepping stone matrix, beginning with time step zero, each input set at a time  $t-1$  is simply duplicated in order to produce a corresponding input set at time  $t$ .

The result is that each matrix of the stepping stone matrix is organized by time-steps along a first dimension (the dimension along which the forward approximation equation or duplication is applied) and by partitions along a second dimension. The state matrix being organized by state partitions along the second dimension while the input matrix is organized by input partitions along the second dimension.

Since the forward approximation equation is creating an overapproximation at each successive time step, the stepping stone matrix

represents an overapproximated path from a start state to at least one goal state.

Described thus far is the first part of step 1002 of Figure 10: the application of a forward approximation equation until a stepping stone matrix is produced. This first part of step 1002 is depicted in Figure 11 as step 1100. Below is a discussion of the second part of step 1002 which is depicted in Figure 11 as step 1101. Step 1101 of Figure 11 is itself depicted in greater detail in Figure 12. The steps of Figure 12 are also referred to below.

Narrowing equations are typically applied to the stepping stone matrix to reduce the amount of overapproximation. There are three narrowing equations, any combination of which may be applied. The three narrowing equations are as follows.

A forward narrowing equation (equation 2.1 of Section 3.2.1.1) narrows a state partition (which we shall refer to as “*example\_3*”) at a time step  $t$  based upon:

the state and input partitions in the fanin of *example\_3* at time step  $t-1$ ; and  
the transition relation for *example\_3*.

A reverse state narrowing equation (equation 2.2 of Section 3.2.1.2) narrows a state partition (which we shall refer to as “*example\_4*”) at a time step  $t$  based upon:

a state partition (which we shall refer to as “*example\_5*”) in the fanout of *example\_4* at a time step  $t+1$ ;  
the state and input partitions (other than *example\_4*) in the fanin of *example\_5* at time step  $t$ ; and  
the transition relation for *example\_5*.

The fanout of a state partition *example\_4* being those state partitions which, upon one pass through the next state function of  $FSM_{verify}$ , have at least one bit potentially determined by at least one bit of *example\_4*.

A reverse input narrowing equation (equation 2.3 of Section 3.2.1.3) narrows an input partition (which we shall refer to as “*example\_6*”) at a time step  $t$  based upon:

- 5            a state partition (which we shall refer to as “*example\_7*”) in the fanout of *example\_6* at a time step  $t+1$ ;
- the state and input partitions (other than *example\_6*) in the fanin of *example\_7* at time step  $t$ ; and
- the transition relation for *example\_7*.

The narrowing equations 2.1-2.3 may be applied to narrow the stepping stone matrix according to any desired procedure. A preferred technique is to apply the narrowing equations in an “event driven” manner. The “event” being the narrowing of a particular state or input set, the consequential potentially productive applications of the narrowing equations are determined. The consequential potentially productive applications are then scheduled for execution, wherein each such execution and may itself produce a further “event” should it result in a narrowed state or input set.

In addition to utilizing an event-driven approach to determine application of the narrowing equations, it may be preferable to divide the application of the narrowing equations into two phases. The first phase is the performance only of the scheduled forward narrowing equation applications. This is the phase depicted by step 1200 of Figure 12. The execution of a scheduled forward narrowing may yield an event that results in potentially productive applications of forward narrowings and/or reverse narrowings. Each of the new potentially productive applications is then dynamically added to the appropriate list, either 20 the list of scheduled forward narrowings or the list of scheduled reverse narrowings. The first phase continues until the list of all scheduled forward narrowings has been exhausted. Assuming that the first phase has resulted in at least one scheduled reverse narrowing, the second phase is then started. This test, as to whether the activity of step 1200 has produced scheduled reverse narrowings, is depicted by step 1201 of Figure 12.

Similar to the first phase, the second phase is the performance only of the scheduled reverse narrowing equation applications. See step 1202, Figure 12.

The execution of a scheduled reverse narrowing may yield an event that results in potentially productive applications of forward narrowings and/or reverse

- 5 narrowings. Each of the new potentially productive applications is then dynamically added to the appropriate list, either the list of scheduled forward narrowings or the list of scheduled reverse narrowings. The second phase continues until the list of all scheduled reverse narrowings has been exhausted. Assuming that the second phase has resulted in at least one scheduled forward  
10 narrowing, the first phase is then started. This test, as to whether the activity of step 1202 has produced scheduled forward narrowings, is depicted by step 1203 of Figure 12.

During the dynamic addition of potentially productive applications to the list of scheduled forward narrowings or the list of scheduled reverse narrowings,  
15 it may be advantageous to keep each of these lists according to a time-step ordering. Specifically, it may be advantageous to order the list of scheduled forward narrowings by increasing time step, while it may be advantageous to order the list of scheduled reverse narrowings by decreasing time step. The net result of such ordering is that during the first phase all state sets at an earlier time step, which can be narrowed, are narrowed before state sets at a later time step are narrowed. Similarly, during the second phase all state or input sets at a  
20 later time step, which can be narrowed, are narrowed before state or input sets at an earlier time step are narrowed.

At this point, step 1002 of Figure 10 has been completed, and the next  
25 step is to determine an underapproximated path which lies along the overapproximated path of the stepping stone matrix. Step 1003, Figure 10. This underapproximation can be accomplished by a variety means, but a typical technique is simulation. A major advantage of the present invention, however, regardless of the underapproximation technique used, is that such  
30 underapproximation is constrained by the stepping stone matrix. Typically, only one time-step of simulation is performed, from the start state of the stepping

stone matrix at time zero to a state (which we shall refer to as “*example 8*”) contained within the state sets of time-step one.

The “output sequence of states,” which will be a sequence of states from the selected initial state of  $FSM_{verify}$  to a goal state if the search is successful, is updated with *example\_8* as the next state in its sequence. Figure 10, step 1004. In addition, *example\_8* is identified as a new start state, from which to determine a new stepping stone matrix, should *example\_8* not complete a path from the selected initial state of  $FSM_{verify}$  to a goal state.

A test is then made to determine whether the output sequence of states is indeed a complete path from the selected initial state of  $FSM_{verify}$  to a goal state.

Figure 10, step 1005. If such a sequence has been produced, then the procedure is successful and it ends. Otherwise, a loop back to step 1002 is performed where a new stepping stone matrix, using *example\_8* as the start state, is determined.

Advantages of the invention will be set forth, in part, in the description that follows and, in part, will be understood by those skilled in the art from the description or may be learned by practice of the invention. The advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the appended claims and equivalents.

## BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, that are incorporated in and constitute a part of this specification, illustrate several embodiments of the invention and, together with the description, serve to explain the principles of the invention:

Figure 1 depicts the overall typical environment in which to apply the present invention for verification purposes;

Figure 2 represents a state machine into which the circuitry of Figure 1 is converted;

Figure 3 illustrates a stepping stone matrix and the next state relations used for its generation;

Figures 4A – 4K depict the types of state or input set narrowing determinations which are triggered by the narrowing of a state or input set;

Figures 5A-5E represent pseudo code for a control structure of bidirectional approximation;

5 Figures 6A-6J represent pseudo code for a higher-level control structure;

Figures 7A –7B illustrate an exemplary recursively spawned execution of the higher-level control structure;

Figures 8A-8O depicts a portion of the exemplary execution of Figures 7A – 7B in greater detail;

10 Figure 9 represents a hardware environment for execution of the techniques of the present invention;

Figure 10 depicts a basic overapproximation/underapproximation two-phase cycle in accordance with the present invention;

15 Figure 11 represents the overapproximation phase of Figure 10 in greater detail as itself being a two-part process; and

Figure 12 represents the the second part, of the two-part process of Figure 11, in greater detail.

## DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Reference will now be made in detail to preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the 5 drawings to refer to the same or like parts.

### Table of Contents to Detailed Description

1. Input Format and Overall FSM Verification Goals
- 10 2. The FSM For State Space Exploration
3. The Basic Techniques: Forward and Bidirectional Approximation
- 15    3.1 Forward Approximation
- 3.2 Bidirectional Approximation
- 3.2.1 Narrowing Equations
- 3.2.1.1 Forward Narrowing Equation
- 3.2.1.2 Reverse State Narrowing Equation
- 3.2.1.3 Reverse Input Narrowing Equation
- 3.2.2 Triggering of Narrowing Equations: A Taxonomy
- 3.2.2.1 SSFD
- 3.2.2.2 SSRA
- 3.2.2.3 SURA
- 3.2.2.4 SSRS
- 3.2.2.5 SURS
- 3.2.2.6 USFD
- 20    3.2.2.7 USRS
- 3.2.2.8 UURS
- 3.2.2.9 Additional Considerations
- 3.2.3 Bidirectional Approximation Control Strategy
- 25 4. Higher-Level Control Structure
- 30    4.1 Overview
- 4.2 Pseudo code

### 4.3 Example

#### 1. Input Format and Overall FSM Verification Goals

The general problem addressed by the present invention is the efficient

5 exploration of large state spaces in finite state machines. The finite state  
machine explored may be the translation of a DUT expressed in an HLHDL, or  
may be the result of any other circuit-design process. Certain states of a finite  
state machine may be considered, by the circuit designer, as “erroneous.” The  
particular question answered by functional verification, in this context, is as  
10 follows: given a set of start states and a set of error states, does at least one  
path exist from a start state to an error state? Alternatively, a set of goal states  
may be defined which, if reached, indicate that an acceptably broad coverage, of  
a finite state machine's operation, has been tested. In addition, since the  
present invention may have use in contexts other than verification, the sought-for  
15 “error” states discussed below may have other meanings and, therefore, the  
invention is more broadly addressed to the problem of finding at least one path  
from a set of start states to a set of “goal” states.

The present invention typically applies its state space exploration  
techniques upon an FSM of a particular form and we shall refer to an FSM that is  
20 in such a suitable form as  $FSM_{verify}$ . This section addresses a general format for  
expressing a circuit design in HLHDL's such that the design can be readily  
translated into an  $FSM_{verify}$ . This input format is referred to as an “overall  
environment.” Also discussed in this section is the overall verification goal for an  
25  $FSM_{verify}$ .

Figure 1 depicts an exemplary overall environment 100 for utilizing the  
present invention. Design 102 is the circuit design whose functionality is to be  
verified. Environment 101 and Monitor 103 are circuit designs specifically  
designed for testing Design 102.

Typically, Design 102 is specified in a high-level hardware description  
30 language (HLHDL) such as IEEE Standard 1076-1993 VHDL or IEEE Standard

1364-1995 Verilog HDL. Monitor 103 and Environment 101 are preferably specified in a language which is easily synthesizable into a register transfer level (RTL) description. A suitable example would be a subset of a simulation-oriented Hardware Verification Language (HVL), such as the Vera Verification

- 5 System language from Synopsys, Inc., Mountain View, California, U.S.A.

Design 102, Monitor 103 and Environment 101 are all synthesized into a single finite state machine for verification ( $FSM_{verify}$ ), in an RTL description, which is comprised of register bits and combinational logic.

More specifically, environment 101, design 102 and monitor 103 are

- 10 typically designed to function together as follows such that an  $FSM_{verify}$  is produced when they are all synthesized into a single FSM.

Environment 101 is capable of generating all valid (or "legal") input combinations of Design 102, while Monitor 103 is capable of recognizing whenever Design 102 moves into an erroneous state. As can be seen in Figure 1, Design 102 is shown as having three inputs (connected to nodes 112, 113 and 116) and two outputs (connected to nodes 108-109). Environment 101 generates legal combinations of inputs for Design 102 and also may effect the monitoring, by Monitor 103, by driving four inputs of Monitor 103 (those four inputs connected to nodes 110-113). The outputs generated by Environment 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95 100 105 110 115 120 125 130 135 140 145 150 155 160 165 170 175 180 185 190 195 200 205 210 215 220 225 230 235 240 245 250 255 260 265 270 275 280 285 290 295 300 305 310 315 320 325 330 335 340 345 350 355 360 365 370 375 380 385 390 395 400 405 410 415 420 425 430 435 440 445 450 455 460 465 470 475 480 485 490 495 500 505 510 515 520 525 530 535 540 545 550 555 560 565 570 575 580 585 590 595 600 605 610 615 620 625 630 635 640 645 650 655 660 665 670 675 680 685 690 695 700 705 710 715 720 725 730 735 740 745 750 755 760 765 770 775 780 785 790 795 800 805 810 815 820 825 830 835 840 845 850 855 860 865 870 875 880 885 890 895 900 905 910 915 920 925 930 935 940 945 950 955 960 965 970 975 980 985 990 995 1000 1005 1010 1015 1020 1025 1030 1035 1040 1045 1050 1055 1060 1065 1070 1075 1080 1085 1090 1095 1100 1105 1110 1115 1120 1125 1130 1135 1140 1145 1150 1155 1160 1165 1170 1175 1180 1185 1190 1195 1200 1205 1210 1215 1220 1225 1230 1235 1240 1245 1250 1255 1260 1265 1270 1275 1280 1285 1290 1295 1300 1305 1310 1315 1320 1325 1330 1335 1340 1345 1350 1355 1360 1365 1370 1375 1380 1385 1390 1395 1400 1405 1410 1415 1420 1425 1430 1435 1440 1445 1450 1455 1460 1465 1470 1475 1480 1485 1490 1495 1500 1505 1510 1515 1520 1525 1530 1535 1540 1545 1550 1555 1560 1565 1570 1575 1580 1585 1590 1595 1600 1605 1610 1615 1620 1625 1630 1635 1640 1645 1650 1655 1660 1665 1670 1675 1680 1685 1690 1695 1700 1705 1710 1715 1720 1725 1730 1735 1740 1745 1750 1755 1760 1765 1770 1775 1780 1785 1790 1795 1800 1805 1810 1815 1820 1825 1830 1835 1840 1845 1850 1855 1860 1865 1870 1875 1880 1885 1890 1895 1900 1905 1910 1915 1920 1925 1930 1935 1940 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 2005 2010 2015 2020 2025 2030 2035 2040 2045 2050 2055 2060 2065 2070 2075 2080 2085 2090 2095 2100 2105 2110 2115 2120 2125 2130 2135 2140 2145 2150 2155 2160 2165 2170 2175 2180 2185 2190 2195 2200 2205 2210 2215 2220 2225 2230 2235 2240 2245 2250 2255 2260 2265 2270 2275 2280 2285 2290 2295 2300 2305 2310 2315 2320 2325 2330 2335 2340 2345 2350 2355 2360 2365 2370 2375 2380 2385 2390 2395 2400 2405 2410 2415 2420 2425 2430 2435 2440 2445 2450 2455 2460 2465 2470 2475 2480 2485 2490 2495 2500 2505 2510 2515 2520 2525 2530 2535 2540 2545 2550 2555 2560 2565 2570 2575 2580 2585 2590 2595 2600 2605 2610 2615 2620 2625 2630 2635 2640 2645 2650 2655 2660 2665 2670 2675 2680 2685 2690 2695 2700 2705 2710 2715 2720 2725 2730 2735 2740 2745 2750 2755 2760 2765 2770 2775 2780 2785 2790 2795 2800 2805 2810 2815 2820 2825 2830 2835 2840 2845 2850 2855 2860 2865 2870 2875 2880 2885 2890 2895 2900 2905 2910 2915 2920 2925 2930 2935 2940 2945 2950 2955 2960 2965 2970 2975 2980 2985 2990 2995 3000 3005 3010 3015 3020 3025 3030 3035 3040 3045 3050 3055 3060 3065 3070 3075 3080 3085 3090 3095 3100 3105 3110 3115 3120 3125 3130 3135 3140 3145 3150 3155 3160 3165 3170 3175 3180 3185 3190 3195 3200 3205 3210 3215 3220 3225 3230 3235 3240 3245 3250 3255 3260 3265 3270 3275 3280 3285 3290 3295 3300 3305 3310 3315 3320 3325 3330 3335 3340 3345 3350 3355 3360 3365 3370 3375 3380 3385 3390 3395 3400 3405 3410 3415 3420 3425 3430 3435 3440 3445 3450 3455 3460 3465 3470 3475 3480 3485 3490 3495 3500 3505 3510 3515 3520 3525 3530 3535 3540 3545 3550 3555 3560 3565 3570 3575 3580 3585 3590 3595 3600 3605 3610 3615 3620 3625 3630 3635 3640 3645 3650 3655 3660 3665 3670 3675 3680 3685 3690 3695 3700 3705 3710 3715 3720 3725 3730 3735 3740 3745 3750 3755 3760 3765 3770 3775 3780 3785 3790 3795 3800 3805 3810 3815 3820 3825 3830 3835 3840 3845 3850 3855 3860 3865 3870 3875 3880 3885 3890 3895 3900 3905 3910 3915 3920 3925 3930 3935 3940 3945 3950 3955 3960 3965 3970 3975 3980 3985 3990 3995 4000 4005 4010 4015 4020 4025 4030 4035 4040 4045 4050 4055 4060 4065 4070 4075 4080 4085 4090 4095 4100 4105 4110 4115 4120 4125 4130 4135 4140 4145 4150 4155 4160 4165 4170 4175 4180 4185 4190 4195 4200 4205 4210 4215 4220 4225 4230 4235 4240 4245 4250 4255 4260 4265 4270 4275 4280 4285 4290 4295 4300 4305 4310 4315 4320 4325 4330 4335 4340 4345 4350 4355 4360 4365 4370 4375 4380 4385 4390 4395 4400 4405 4410 4415 4420 4425 4430 4435 4440 4445 4450 4455 4460 4465 4470 4475 4480 4485 4490 4495 4500 4505 4510 4515 4520 4525 4530 4535 4540 4545 4550 4555 4560 4565 4570 4575 4580 4585 4590 4595 4600 4605 4610 4615 4620 4625 4630 4635 4640 4645 4650 4655 4660 4665 4670 4675 4680 4685 4690 4695 4700 4705 4710 4715 4720 4725 4730 4735 4740 4745 4750 4755 4760 4765 4770 4775 4780 4785 4790 4795 4800 4805 4810 4815 4820 4825 4830 4835 4840 4845 4850 4855 4860 4865 4870 4875 4880 4885 4890 4895 4900 4905 4910 4915 4920 4925 4930 4935 4940 4945 4950 4955 4960 4965 4970 4975 4980 4985 4990 4995 5000 5005 5010 5015 5020 5025 5030 5035 5040 5045 5050 5055 5060 5065 5070 5075 5080 5085 5090 5095 5100 5105 5110 5115 5120 5125 5130 5135 5140 5145 5150 5155 5160 5165 5170 5175 5180 5185 5190 5195 5200 5205 5210 5215 5220 5225 5230 5235 5240 5245 5250 5255 5260 5265 5270 5275 5280 5285 5290 5295 5300 5305 5310 5315 5320 5325 5330 5335 5340 5345 5350 5355 5360 5365 5370 5375 5380 5385 5390 5395 5400 5405 5410 5415 5420 5425 5430 5435 5440 5445 5450 5455 5460 5465 5470 5475 5480 5485 5490 5495 5500 5505 5510 5515 5520 5525 5530 5535 5540 5545 5550 5555 5560 5565 5570 5575 5580 5585 5590 5595 5600 5605 5610 5615 5620 5625 5630 5635 5640 5645 5650 5655 5660 5665 5670 5675 5680 5685 5690 5695 5700 5705 5710 5715 5720 5725 5730 5735 5740 5745 5750 5755 5760 5765 5770 5775 5780 5785 5790 5795 5800 5805 5810 5815 5820 5825 5830 5835 5840 5845 5850 5855 5860 5865 5870 5875 5880 5885 5890 5895 5900 5905 5910 5915 5920 5925 5930 5935 5940 5945 5950 5955 5960 5965 5970 5975 5980 5985 5990 5995 6000 6005 6010 6015 6020 6025 6030 6035 6040 6045 6050 6055 6060 6065 6070 6075 6080 6085 6090 6095 6100 6105 6110 6115 6120 6125 6130 6135 6140 6145 6150 6155 6160 6165 6170 6175 6180 6185 6190 6195 6200 6205 6210 6215 6220 6225 6230 6235 6240 6245 6250 6255 6260 6265 6270 6275 6280 6285 6290 6295 6300 6305 6310 6315 6320 6325 6330 6335 6340 6345 6350 6355 6360 6365 6370 6375 6380 6385 6390 6395 6400 6405 6410 6415 6420 6425 6430 6435 6440 6445 6450 6455 6460 6465 6470 6475 6480 6485 6490 6495 6500 6505 6510 6515 6520 6525 6530 6535 6540 6545 6550 6555 6560 6565 6570 6575 6580 6585 6590 6595 6600 6605 6610 6615 6620 6625 6630 6635 6640 6645 6650 6655 6660 6665 6670 6675 6680 6685 6690 6695 6700 6705 6710 6715 6720 6725 6730 6735 6740 6745 6750 6755 6760 6765 6770 6775 6780 6785 6790 6795 6800 6805 6810 6815 6820 6825 6830 6835 6840 6845 6850 6855 6860 6865 6870 6875 6880 6885 6890 6895 6900 6905 6910 6915 6920 6925 6930 6935 6940 6945 6950 6955 6960 6965 6970 6975 6980 6985 6990 6995 7000 7005 7010 7015 7020 7025 7030 7035 7040 7045 7050 7055 7060 7065 7070 7075 7080 7085 7090 7095 7100 7105 7110 7115 7120 7125 7130 7135 7140 7145 7150 7155 7160 7165 7170 7175 7180 7185 7190 7195 7200 7205 7210 7215 7220 7225 7230 7235 7240 7245 7250 7255 7260 7265 7270 7275 7280 7285 7290 7295 7300 7305 7310 7315 7320 7325 7330 7335 7340 7345 7350 7355 7360 7365 7370 7375 7380 7385 7390 7395 7400 7405 7410 7415 7420 7425 7430 7435 7440 7445 7450 7455 7460 7465 7470 7475 7480 7485 7490 7495 7500 7505 7510 7515 7520 7525 7530 7535 7540 7545 7550 7555 7560 7565 7570 7575 7580 7585 7590 7595 7600 7605 7610 7615 7620 7625 7630 7635 7640 7645 7650 7655 7660 7665 7670 7675 7680 7685 7690 7695 7700 7705 7710 7715 7720 7725 7730 7735 7740 7745 7750 7755 7760 7765 7770 7775 7780 7785 7790 7795 7800 7805 7810 7815 7820 7825 7830 7835 7840 7845 7850 7855 7860 7865 7870 7875 7880 7885 7890 7895 7900 7905 7910 7915 7920 7925 7930 7935 7940 7945 7950 7955 7960 7965 7970 7975 7980 7985 7990 7995 8000 8005 8010 8015 8020 8025 8030 8035 8040 8045 8050 8055 8060 8065 8070 8075 8080 8085 8090 8095 8100 8105 8110 8115 8120 8125 8130 8135 8140 8145 8150 8155 8160 8165 8170 8175 8180 8185 8190 8195 8200 8205 8210 8215 8220 8225 8230 8235 8240 8245 8250 8255 8260 8265 8270 8275 8280 8285 8290 8295 8300 8305 8310 8315 8320 8325 8330 8335 8340 8345 8350 8355 8360 8365 8370 8375 8380 8385 8390 8395 8400 8405 8410 8415 8420 8425 8430 8435 8440 8445 8450 8455 8460 8465 8470 8475 8480 8485 8490 8495 8500 8505 8510 8515 8520 8525 8530 8535 8540 8545 8550 8555 8560 8565 8570 8575 8580 8585 8590 8595 8600 8605 8610 8615 8620 8625 8630 8635 8640 8645 8650 8655 8660 8665 8670 8675 8680 8685 8690 8695 8700 8705 8710 8715 8720 8725 8730 8735 8740 8745 8750 8755 8760 8765 8770 8775 8780 8785 8790 8795 8800 8805 8810 8815 8820 8825 8830 8835 8840 8845 8850 8855 8860 8865 8870 8875 8880 8885 8890 8895 8900 8905 8910 8915 8920 8925 8930 8935 8940 8945 8950 8955 8960 8965 8970 8975 8980 8985 8990 8995 9000 9005 9010 9015 9020 9025 9030 9035 9040 9045 9050 9055 9060 9065 9070 9075 9080 9085 9090 9095 9100 9105 9110 9115 9120 9125 9130 9135 9140 9145 9150 9155 9160 9165 9170 9175 9180 9185 9190 9195 9200 9205 9210 9215 9220 9225 9230 9235 9240 9245 9250 9255 9260 9265 9270 9275 9280 9285 9290 9295 9300 9305 9310 9315 9320 9325 9330 9335 9340 9345 9350 9355 9360 9365 9370 9375 9380 9385 9390 9395 9400 9405 9410 9415 9420 9425 9430 9435 9440 9445 9450 9455 9460 9465 9470 9475 9480 9485 9490 9495 9500 9505 9510 9515 9520 9525 9530 9535 9540 9545 9550 9555 9560 9565 9570 9575 9580 9585 9590 9595 9600 9605 9610 9615 9620 9625 9630 9635 9640 9645 9650 9655 9660 9665 9670 9675 9680 9685 9690 9695 9700 9705 9710 9715 9720 9725 9730 9735 9740 9745 9750 9755 9760 9765 9770 9775 9780 9785 9790 9795 9800 9805 9810 9815 9820 9825 9830 9835 9840 9845 9850 9855 9860 9865 9870 9875 9880 9885 9890 9895 9900 9905 9910 9915 9920 9925 9930 9935 9940 9945 9950 9955 9960 9965 9970 9975 9980 9985 9990 9995 9999 10000 10005 10010 10015 10020 10025 10030 10035 10040 10045 10050 10055 10060 10065 10070 10075 10080 10085 10090 10095 10100 10105 10110 10115 10120 10125 10130 10135 10140 10145 10150 10155 10160 10165 10170 10175 10180 10185 10190 10195 10200 10205 10210 10215 10220 10225 10230 10235 10240 10245 10250 10255 10260 10265 10270 10275 10280 10285 10290 10295 10300 10305 10310 10315 10320 10325 10330 10335 10340 10345 10350 10355 10360 10365 10370 10375 10380 10385 10390 10395 10400 10405 10410 10415 10420 10425 10430 10435 10440 10445 10450 10455 10460 10465 10470 10475 10480 10485 10490 10495 10500 10505 10510 10515 10520 10525 10530 10535 10540 10545 10550 10555 10560 10565 10570 10575 10580 10585 10590 10595 10600 10605 10610 10615 10620 10625 10630 10635 10640 10645 10650 10655 10660 10665 10670 10675 10680 10685 10690 10695 10700 10705 10710 10715 10720 10725 10730 10735 10740 10745 10750 10755 10760 10765 10770 10775 10780 10785 10790 10795 10800 10805 10810 10815 10820 10825 10830 10835 1

state or states which set the single output bit 104 to a “high” value. Monitor 103 monitors the state of Design 102 by monitoring internal nodes (such as those connected to nodes 114-115) as well as monitoring outputs (such as those connected to nodes 108-109). The Monitor 103 can also evaluate Design 102’s 5 performance based upon the outputs of Environment 101 (such as nodes 110-113).

Design 102, Monitor 103 and Environment 101 are also designed such that they may be “reset” into an initial state or states.

Given the above description of an overall environment, and the 10 capabilities this overall environment implies for the  $FSM_{verify}$  synthesized from it, the verification goal of the present invention can be stated as follows. From the initial state or states which  $FSM_{verify}$  may be reset to,  $FSM_{verify}$  may be “steered” to a variety of states based upon values applied to its primary inputs, which primary inputs correspond to the inputs of Environment 101. The objective of the 15 present invention is to determine whether a path can be found from an initial state to a state in which the single output bit 104 of  $FSM_{verify}$  rises to a high value.

## 2. The FSM For State Space Exploration

This section describes general data structures for  $FSM_{verify}$ . These data 20 structure are then operated upon, by the procedures of the following sections, in order to perform state space exploration in accordance with the present invention.

A general representation of  $FSM_{verify}$  is shown in Figure 2. As with any finite state machine, it is composed of a combinational portion 200 and a register 25 portion 201. Combinational portion 200 accepts two types of inputs: the current state from register 201 and primary inputs.

The register bits are divided into  $n$  state partitions (where  $n \geq 1$ ) containing, typically, no more than 30 bits each. Figure 2 shows an example containing at least three state partitions  $i-1$ ,  $i$ , and  $i+1$ , where  $i$  is an arbitrary

state partition and  $1 \leq i \leq n$ . The state of each of these  $n$  state partitions, at a time  $t$ , are represented as  $s_{t,1}, s_{t,2} \dots s_{t,n}$ . A time  $t$  is a number of cycles of  $FSM_{verify}$  from a state defined as time 0.

The effectiveness of the present invention is increased to the extent that the partitions, with respect to each other, are uncorrelated. Two partitions are uncorrelated to the extent that the state of one partition cannot be determined from the state of the other partition. According to the present embodiment register bits are assigned to a partition according to the algorithm described in "Automatic State Space Decomposition for Approximate FSM Traversal Based on Circuit Analysis," by Hyunwoo Cho, Gary D. Hachtel, Enrico Macii, Massimo Poncino and Fabio Somenzi, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, No. 12, Dec. 1996, pages 1451-1464, which is herein incorporated by reference. This algorithm tends to place two register bits into the same partition: (i) if their current values directly influence each other's next values, and (ii) if their next values are largely determined by the same primary inputs and current register bits.

The primary inputs of  $FSM_{verify}$  are divided into  $m$  partitions containing, typically, no more than 30 bits of inputs each. Figure 2 depicts an example with at least two input partitions  $r$  and  $r+1$ , where  $r$  is an arbitrary input partition and  $1 \leq r \leq m$ . The values of each of these  $m$  input partitions, at a time  $t$ , are represented as  $u_{t,1}, u_{t,2}, \dots u_{t,m}$ . A time  $t$  is a number of cycles of  $FSM_{verify}$  from a state defined as time 0.

Each state partition  $i$  of  $FSM_{verify}$  is driven by a "cone of logic" which is defined as follows. A partition  $i$  of register 201 has its inputs driven by certain outputs of combinational logic 200. The transitive fanin of these outputs is the cone of logic for the state partition  $i$ . This transitive fanin is just through combinational logic 200, and ends upon reaching either a primary input or a register 201 output. This cone of logic is the next state function for partition  $i$ . Inputs to this cone of logic for a state partition  $i$  will henceforth simply be referred to as the "fanin of partition  $i$ ." A next state function of a partition  $i$

accepts as input the states of its state partition fanin at time  $t - 1$ , as well as the inputs applied to its input partition fanin at time  $t - 1$ , and returns a next state for partition  $i$  at time  $t$ . For example, the next state functions  $N$  for each state partition shown in Figure 2 are:  $N_{i-1}(s_{t-1,i-1}, s_{t-1,i})$ ,  $N_i(s_{t-1,i-1}, s_{t-1,i}, u_{t-1,r})$  and

- 5      $N_i(s_{t-1,i}, s_{t-1,i+1}, u_{t-1,r}, u_{t-1,r+1})$ .

The below description utilizes the terms “characteristic function” and “BDD’s” according to their generally known meaning. For convenience, these terms are also defined herein as follows.

A characteristic function represents set membership with a function that  
10 returns a “1” if the function’s argument is an element of the set and returns a “0” otherwise. Characteristic functions are, unless noted otherwise, preferably implemented according to a “binary decision diagram” or BDD representation.

BDDs are well known in the art as a kind of directed acyclic graph (DAG) for representing logic functions. A BDD comprises a root node, intermediate nodes and two leaf nodes (although a BDD of just one variable would not have any intermediate nodes). One of the leaf nodes represents a logic “1” output of the logic function represented, while the other leaf node represents a logic “0” output. Each non-leaf node is labeled by a variable of the logic function, and therefore each non-leaf node has two children: one child for when the parent node’s variable has value “1” and the other child node for when the parent node’s variable has value “0.” Comprehensive and detailed discussion of BDD’s may be found in such references as “Binary Decision Diagrams: Theory and Implementation,” by Rolf Drechsler and Bernd Becker, Kluwer Academic Publishers, 1998.

25     Assume a state partition  $i$  has a cone fo logic with a fanin of  $q$  state partitions and  $p$  input partitions. The natural number denoting each of the state partitions of the fanin are represented as  $a_1, a_2, \dots, a_q$ . The natural number denoting each of the input partitions of the fanin are represented as  $b_1, b_2, \dots, b_p$ .

A characteristic function  $T_i$ , of the next state function of a state partition  $i$ , is determined for each state partition. We shall refer to  $T_i$  as

$T_i(s_{t-1,a_1}, s_{t-1,a_2}, \dots, s_{t-1,a_q}, u_{t-1,b_1}, u_{t-1,b_2}, \dots, u_{t-1,b_p}, s_{t,i})$ , where:  $s_{t-1,a_1}, s_{t-1,a_2}, \dots, s_{t-1,a_q}$  is the set of states, at time  $t-1$ , of each state partition of the fanin of state partition  $i$ ;

- 5      $u_{t-1,b_1}, u_{t-1,b_2}, \dots, u_{t-1,b_p}$  is the set of inputs, at time  $t-1$ , for each input partition of the fanin of state partition  $i$ ; and  $s_{t,i}$  is the state which partition  $i$  will transition into at time  $t$  as a result of  $s_{t-1,a_1}, s_{t-1,a_2}, \dots, s_{t-1,a_q}$  and  $u_{t-1,b_1}, u_{t-1,b_2}, \dots, u_{t-1,b_p}$ .

For efficiency reasons,  $T_i$  is preferably not represented as a single large BDD. Rather,  $T_i$  is broken up in two main ways.

- 10       First, the characteristic sub-function  $T_{i,p\_bit}$  is determined for each bit,  $p\_bit$ , of partition  $i$ . Each function  $T_{i,p\_bit}$  is converted into a BDD and the complete  $T_i$  is represented by the AND of these BDDs.

Second, auxiliary variables are introduced to represent intermediate results in the computation of the sub-functions, and each sub-function is then represented by sub-sub-functions written in terms of these auxiliary variables. BDDs are created for each sub-sub-function, and the AND of these sub-sub-function BDDs represents a sub-function  $T_{i,p\_bit}$ . The characteristic function for  $T_i$  is found by existentially quantifying out all the auxiliary variables introduced by this form of representing each  $T_{i,p\_bit}$ .

- 20       For further efficiency reasons, the following techniques should also be considered for the equations presented in the next section below (equation (1) and equations (2.1) - (2.3)) which utilize  $T_i$ . These below equations involve additional existential quantifications and AND operations (AND operations also being known as “conjunctions” or “intersections”). It is generally most efficient to 25 do some of this existential quantification and some of these AND operations among the BDDs representing the sub-sub-functions until these BDDs are several hundred nodes in size. Further existential quantification and ANDings, to

produce  $T_i$ , are then best interleaved with the existential quantifications and ANDings comprising the equations in which  $T_i$  is used.

Compared with known techniques for formal verification, the present invention utilizes a finer level of state set partitioning (discussed further below) which encourages this efficient interleaving of the determination of  $T_i$  with the equations in which  $T_i$  is utilized.

In general, we shall refer to a characteristic function representing at least all the states reachable by a state partition  $i$  at a time  $t$  as  $P_{t,i}^S(s_{t,i})$ , where: the superscript "S" means that "P" is the characteristic function for a set of states; the subscript "t,i" means that  $P$  represents a set of states for partition  $i$  at a time  $t$ ; and  $s_{t,i}$  is a potential state of partition  $i$  at time  $t$  if  $P_{t,i}^S(s_{t,i})$  returns a "1."

In general, we shall refer to a characteristic function representing at least all the effective input combinations which may be applied to an input partition  $r$  at a time  $t$  as  $P_{t,r}^U(u_{t,r})$ , where: the superscript "U" means that "P" is the characteristic function for a set of input combinations; the subscript "t,r" means that  $P$  represents a set of input combinations for partition  $r$  at a time  $t$ ; and  $u_{t,r}$  is a potentially effective input combination applicable to input partition  $r$  at time  $t$  if  $P_{t,r}^U(u_{t,r})$  returns a "1."

A characteristic function is determined for each state partition for its portion of the total initial state of  $FSM_{verify}$ . In accordance with the above-described notation, these initial state functions are  $P_{0,1}^S, P_{0,2}^S, \dots, P_{0,n}^S$ , where the initial state is at  $t = 0$ . In general, an  $FSM_{verify}$  may have more than one initial state, in which case the characteristic functions for each partition would each represent its portion of more than one state. In the following discussion, however, only a single initial state is selected for each search to be performed.

A characteristic function is determined for each input partition that contains at least all of the effective input combinations which may be applied to

that input partition while  $FSM_{verify}$  is in the initial state. These initial input combination functions are  $P_{0,1}^U, P_{0,2}^U, \dots, P_{0,m}^U$ . These criteria are satisfied by creating characteristic functions that indicate all input combinations are effective.

Finally, as part of the initial set of characteristic functions to be

- 5 determined, characteristic functions are found for the state or states of  $FSM_{verify}$  which indicate that Monitor 103 has detected an erroneous state of Design 102. A characteristic function of the erroneous states of a partition  $i$  is represented as  $E_i^S(s_i)$ , where: the superscript “ $S$ ” means that “ $E$ ” is the characteristic function for a set of states; and  $s_i$  is a state of partition  $i$ . More specifically, a complete  
10 set of characteristic functions for describing certain error states, which we shall refer to as a “complete error set,” are represented as  $E_1^S, E_2^S, \dots, E_n^S$ . The error states for an  $FSM_{verify}$  are typically described by several such complete error sets. Such complete error sets are determined as follows.

A BDD describing, in a non-partitioned way, all the error states of  $FSM_{verify}$

- 15 is first determined as follows. The output of combinational portion 200, driving output bit 104, is identified. The transitive fanin of this output is traced back through combinational portion 200 until either a primary input or an output of register 201 is encountered. A BDD representing this function, called  $E_{total}^S$ , is generated. Any primary inputs upon which this BDD depends are existentially  
20 quantified out producing a BDD  $E_{total-pri\_inputs}^S$ . Starting at the root node of  $E_{total-pri\_inputs}^S$ , all paths through this BDD, which lead to the “1” leaf node, are generated. We shall refer to each of these paths as an “error BDD path” and we shall refer to the number of error BDD paths produced, for a particular  $FSM_{verify}$ ,  
25 as  $num\_error\_paths$ . Each of these error BDD paths is converted into a complete error set as follows.

An error BDD path will require a certain subset of the total state bits of register 201 to have certain values, while the remaining state bits can take any value (are “don’t cares”). For each partition  $i$  of the state bits, if the error BDD

path places no constraints on any of its bits, then the characteristic function representing this error BDD path for this partition, which we represent as  $E_i^S$ , should accept any combination of values. Otherwise, the error BDD path places constraints on some or all of the bits of each partition  $i$ , and the  $E_i^S$  generated

5 should accept all combinations of values which satisfy those constraints.

The total set of complete error sets, produced by the above procedure, can be represented as:  $((E_1^S, E_2^S, \dots, E_n^S)_1, (E_1^S, E_2^S, \dots, E_n^S)_2, \dots, (E_1^S, E_2^S, \dots, E_n^S)_{num\_error\_paths})$ . While  $num\_error\_paths$  of complete error sets are thereby generated, in the following discussion we will address the simplified case where there is only one

10 complete error set. The only change required for the following discussion, when handling multiple complete error sets, is that a path being explored is completed when it reaches any one of these complete error sets.

Note that finding the complete error sets from  $E_{total-pri\_inputs}^S$ , rather than  $E_{total}^S$ , means that a path found to an error state, by the present invention, may in fact require an additional combination of primary inputs in order to make this last state produce the error. This combination of primary inputs is readily ascertainable, given that the path sequence to the error state has already been provided by the present invention, utilizing well-known techniques for finding inputs to satisfy a Boolean equation.

20

### 3. The Basic Techniques: Forward and Bidirectional Approximation

Finding a path from an initial state  $s_{0,1}, s_{0,2} \dots s_{0,n}$  to a final state  $s_{f,1}, s_{f,2} \dots s_{f,n}$  at some time  $f$ , where the intersection between  $s_{f,1}, s_{f,2} \dots s_{f,n}$  and  $E_1^S, E_2^S, \dots, E_n^S$  is non-null for every state partition, involves the two following more basic techniques which we shall call “forward approximation” and “bidirectional approximation.” These two more basic techniques are as follows.

25

### 3.1 Forward Approximation

The forward approximation technique determines for each state partition  $i$ , an overapproximate set of the states it can reach at a time  $t$  based upon the overapproximate set of states  $FSM_{verify}$  can reach at time  $t-1$  in conjunction with

- 5      $T_i$ . This technique is used to determine a matrix of characteristic functions as shown in Figure 3 (which we shall refer to as a “stepping stone matrix”). Starting with  $P_{0,1}^S, P_{0,2}^S, \dots, P_{0,n}^S$  and  $P_{0,1}^U, P_{0,2}^U, \dots, P_{0,m}^U$ , the succeeding time periods of the matrix are determined until, at a time  $f$ , the intersection between every  $P_{f,1}^S, P_{f,2}^S, \dots, P_{f,n}^S$  and its corresponding  $E_1^S, E_2^S, \dots, E_n^S$  is non-null. In accordance with applying this
- 10   first basic technique to produce the matrix of Figure 3, each set of characteristic functions  $P_{t,1}^U, P_{t,2}^U, \dots, P_{t,m}^U$  for any time  $t$  is simply a duplicate of the corresponding function of  $P_{0,1}^U, P_{0,2}^U, \dots, P_{0,m}^U$  for time 0. This is due to the fact that this first basic technique does not constrain the permissible input combinations in generating the reachable states.

- 15   The forward approximation technique is accomplished with equation (1) below:

$$(1) \quad P_{t,i}^S(s_{t,i}) = \exists s_{t-1,a_1}, \exists s_{t-1,a_2}, \dots, \exists s_{t-1,a_q}, \exists u_{t-1,b_1}, \exists u_{t-1,b_2}, \dots, \exists u_{t-1,b_p}$$

$$[P_{t-1,a_1}^S(s_{t-1,a_1}) \wedge P_{t-1,a_2}^S(s_{t-1,a_2}) \wedge \dots \wedge P_{t-1,a_q}^S(s_{t-1,a_q}) \wedge$$

$$T_i(s_{t-1,a_1}, s_{t-1,a_2}, \dots, s_{t-1,a_q}, u_{t-1,b_1}, u_{t-1,b_2}, \dots, u_{t-1,b_p}, s_{t,i})]$$

- A function  $P_{t,i}^S(s_{t,i})$  is determined by combining the already-known
- 20   functions on the right-hand-side of equation (1). As discussed above, the functions on the right-hand-side of equation (1) have been expressed as BDDs. It is known in the art how to combine such BDD functions according to the operators (of existential quantification and conjunction) of the-right-hand-side of equation in order to produce a new BDD representing the function of the left-hand-side of the equation. The exact computation of the BDD representing  $P_{t,i}^S(s_{t,i})$  according to equation (1) can become intractable for certain functions.

In such cases an over approximation of  $P_{t,i}^S(s_{t,i})$  can be found using known techniques.

Once a matrix of the type shown in Figure 3 has been determined, the second technique of bidirectional approximation is used to narrow its

- 5 overapproximate sets. Narrowing the overapproximate sets makes it easier for a simulator to find an actual path, if one exists, from the initial state of  $FSM_{verify}$  to a state  $s_{f,1}, s_{f,2} \dots s_{f,n}$ .

### **3.2 Bidirectional Approximation**

10 The second basic technique of bidirectional approximation is presented below in three main parts: a discussion of the three equations by which narrowed sets of the stepping stone matrix can be computed; a taxonomic discussion of which of the three equations are “triggered” by the narrowing (or shrinking) of a particular set; and a discussion of a control strategy for efficiently applying the 15 three equations to achieve a maximal shrinking of a particular stepping stone matrix.

#### **3.2.1 Narrowing Equations**

##### **20 3.2.1.1 Forward Narrowing Equation**

The first of the three narrowing equations is one for shrinking a set of states at a time  $t$ , based upon the reachable states and applicable input combinations at time  $t - 1$ , which we shall call “forward narrowing.” Forward narrowing is accomplished by the following equation (2.1):

$$\begin{aligned}
 P_{t,i}^S(s_{t,i}) = & \\
 & P_{t,i}^S(s_{t,i}) \wedge \\
 & \exists s_{t-1,a_1}, s_{t-1,a_2}, \dots s_{t-1,a_q} \\
 & \exists u_{t-1,b_1}, u_{t-1,b_2}, \dots u_{t-1,b_p} \\
 & \left[ \begin{array}{l} P_{t-1,a_1}^S(s_{t-1,a_1}) \wedge P_{t-1,a_2}^S(s_{t-1,a_2}) \wedge \dots P_{t-1,a_q}^S(s_{t-1,a_q}) \\ \wedge \\ P_{t-1,b_1}^U(u_{t-1,b_1}) \wedge P_{t-1,b_2}^U(u_{t-1,b_2}) \wedge \dots P_{t-1,b_p}^U(u_{t-1,b_p}) \\ \wedge \\ T_i(s_{t-1,a_1}, s_{t-1,a_2}, \dots s_{t-1,a_q}, \\ u_{t-1,b_1}, u_{t-1,b_2}, \dots u_{t-1,b_p}, \\ s_{t,i}) \end{array} \right]
 \end{aligned} \tag{2.1}$$

As with equation (1), a new function  $P_{t,i}^S(s_{t,i})$  on the left-hand-side is

determined by combining the already-known functions on the right-hand-side of equation (2.1). The functions on the right-hand-side of equation (2.1) have been expressed as BDDs and it is known in the art how to combine such BDD functions according to the operators of the right-hand-side of equation (2.1). As with equation (1), the exact computation of the BDD representing  $P_{t,i}^S(s_{t,i})$  according to equation (2.1) can become intractable for certain functions. In such cases an over approximation of  $P_{t,i}^S(s_{t,i})$  can be found using known techniques.

Equation (2.1) is called forward narrowing since its purpose, with respect to a transition from a time  $t - 1$  to a time  $t$ , is to narrow the set transitioned to at time  $t$ .

### 3.2.1.2 Reverse State Narrowing Equation

The second of the three narrowing equations, which we shall call “reverse state narrowing,” is one for shrinking a set of states at a time  $t$ , based upon the set of states it can reach at a time  $t + 1$ , when the set at time  $t$  is considered in conjunction with other reachable states and applicable input combinations at time  $t$ . Reverse state narrowing is accomplished by the following equation (2.2):

$$\begin{aligned}
 P_{t,i}^S(s_{t,i}) = & \\
 & P_{t,i}^S(s_{t,i}) \wedge \\
 & \exists s_{t+1,j} \\
 & \exists s_{t,c_1}, s_{t,c_2}, \dots s_{t,c_{k-1}} \\
 & \exists u_{t,d_1}, u_{t,d_2}, \dots u_{t,d_l} \\
 & \left[ \begin{array}{l} P_{t+1,j}^S(s_{t+1,j}) \\ \wedge \\ P_{t,c_1}^S(s_{t,c_1}) \wedge P_{t,c_2}^S(s_{t,c_2}) \wedge \dots P_{t,c_{k-1}}^S(s_{t,c_{k-1}}) \\ \wedge \\ P_{t,d_1}^U(u_{t,d_1}) \wedge P_{t,d_2}^U(u_{t,d_2}) \wedge \dots P_{t,d_l}^U(u_{t,d_l}) \\ \wedge \\ T_j(s_{t,c_1}, s_{t,c_2}, \dots s_{t,c_{k-1}}, \\ s_{t,i}, \\ u_{t,d_1}, u_{t,d_2}, \dots u_{t,d_l}, \\ s_{t+1,j}) \end{array} \right] \\
 (2.2)
 \end{aligned}$$

Where:

the fanout of a state partition  $i$ , referring to Figure 2, is found by tracing

(in a transitive manner) from the register 201 outputs of partition  $i$  through

- 5 combinational logic 200 until inputs to register 201 are reached; each partition of register 201, which has at least one of its inputs reached, is in the fanout of partition  $i$ ;

$j$  is any state partition in the fanout of partition  $i$ , and  $1 \leq j \leq n$ ;

$k$  is the fanin, in terms of a number of state partitions, of a state partition

10  $j$ ;

$c_1, c_2, \dots c_k$  each represent all of the state partitions of the non-transitive fanin for state partition  $j$

$c_1, c_2, \dots c_{k-1}$  each represent a state partition of the non-transitive fanin for state partition  $j$ , other than the state partition  $i$ ;

- 15  $l$  is the fanin, in terms of a number of input partitions, of state partition  $j$ ;  
and

$d_1, d_2, \dots d_l$  each represent an input partition of the fanin for state partition  $j$ .

As with equation (2.1), a new function  $P_{t,i}^S(s_{t,i})$  on the left-hand-side is determined by combining the already-known functions on the right-hand-side of equation (2.2). As with equations (1) and (2.1), the exact computation of the BDD representing  $P_{t,i}^S(s_{t,i})$  according to equation (2.1) can become intractable for certain functions. In such cases an over approximation of  $P_{t,i}^S(s_{t,i})$  can be found using known techniques.

Equation (2.2) is called reverse state narrowing since its purpose, with respect to a transition from a time  $t$  to a time  $t+1$ , is to narrow a state set transitioned from at time  $t$ .

### 3.2.1.3 Reverse Input Narrowing Equation

The third of the three narrowing equations, which we shall call “reverse input narrowing,” is for shrinking a set of permissible inputs at a time  $t$ , based upon the set of states it can reach at a time  $t+1$ , when the set at time  $t$  is considered in conjunction with other reachable states and applicable input combinations at time  $t$ . Reverse input narrowing is accomplished by the following equation (2.3):

$$\begin{aligned}
 P_{t,r}^U(u_{t,r}) = & \\
 & P_{t,r}^U(u_{t,r}) \wedge \\
 & \exists s_{t+1,j} \\
 & \exists s_{t,c_1}, s_{t,c_2}, \dots s_{t,c_k} \\
 & \exists u_{t,d_1}, u_{t,d_2}, \dots u_{t,d_{l-1}} \\
 & \left[ \begin{array}{l}
 P_{t+1,j}^S(s_{t+1,j}) \\
 \wedge \\
 P_{t,c_1}^S(s_{t,c_1}) \wedge P_{t,c_2}^S(s_{t,c_2}) \wedge \dots P_{t,c_{k-1}}^S(s_{t,c_{k-1}}) \\
 \wedge \\
 P_{t,d_1}^U(u_{t,d_1}) \wedge P_{t,d_2}^U(u_{t,d_2}) \wedge \dots P_{t,d_{l-1}}^U(u_{t,d_{l-1}}) \\
 \wedge \\
 T_j(s_{t,c_1}, s_{t,c_2}, \dots s_{t,c_k}, \\
 u_{t,r}, \\
 u_{t,d_1}, u_{t,d_2}, \dots u_{t,d_{l-1}}, \\
 s_{t+1,j})
 \end{array} \right] \\
 (2.3)
 \end{aligned}$$

Where:

the fanout of an input partition  $r$ , referring to Figure 2, is found by tracing

(in a transitive manner) from primary inputs  $r$  through combinational logic 200

- 5 until inputs to register 201 are reached; each partition of register 201, which has at least one of its inputs reached, is in the fanout of partition input  $r$ ;

$j$  is slightly redefined, from its meaning in equation 2.2, to be any state partition in the fanout of partition  $r$ , and  $1 \leq j \leq n$ ;

$d_1, d_2, \dots d_{l-1}$  each represent an input partition of the fanin for state partition

- 10  $j$ , other than input partition  $r$ .

As with equation (2.2), a new function  $P_{t,r}^U(s_{t,r})$  on the left-hand-side is determined by combining the already-known functions on the right-hand-side of equation (2.3). As with equations (1), (2.1) and (2.2), the exact computation of the BDD representing  $P_{t,r}^U(s_{t,r})$  according to equation (2.3) can become

- 15 intractable for certain functions. In such cases an over approximation of  $P_{t,r}^U(s_{t,r})$  can be found using known techniques.

Equation (2.3) is called reverse input narrowing since its purpose, with respect to a transition from a time  $t$  to a time  $t+1$ , is to narrow an input set transitioned from at time  $t$ .

5    3.2.2 Triggering of Narrowing Equations: A Taxonomy

Equations (2.1) - (2.3) indicate that if a particular set  $P_{t,i}^S$  of a particular stepping stone matrix  $SSM_1$  has already been shrunken (which we shall refer to as the “trigger set”), then certain other sets of  $SSM_1$  should be recalculated to determine whether they are shrunken as a result. Likewise, equations (2.1) - (2.3) indicate that if  $P_{t,r}^U$  is the trigger set of a particular stepping stone matrix  $SSM_1$ , then certain other sets of  $SSM_1$  should be recalculated to determine whether they are shrunken as a result. The rules for determining, in general, which other sets of  $SSM_1$  to recalculate, are as follows. These rules are merely necessary implications of equations (2.1) - (2.3) stated in explicit form. The rules are illustrated by the example of Figures 4A - 4K, which are based upon the fanin and fanout of Figure 2.

The rules are organized according to the following four variable taxonomy, where each variable is defined as follows:

the first variable takes a value from the set  $\{S, U\}$ , and indicates whether the trigger set is of type “S” or “U” in its superscript;

the second variable takes a value from the set  $\{S, U\}$ , and indicates whether the type of set to be recalculated, as a result of the trigger set having narrowed, is of type “S” or “U” in its superscript;

the third variable takes a value from the set  $\{F, R\}$ , and indicates whether the set is being recalculated by forward narrowing or reverse narrowing (of either a state or input set); and

the fourth variable takes a value from the set  $\{A, S, D\}$ , and indicates whether the set being recalculated is, in relative time position to the trigger set, an ancestor, sibling or descendent.

Figure 4A depicts a fragment of a stepping stone matrix with the sets shown having fanins and fanouts in accordance with the wiring of Figure 2.

Figure 4B depicts the fact that a particular set of the stepping stone matrix fragment, namely set  $P_{t,i}^S$ , has been caused to be shrunk by some higher-level

- 5 control procedure to be presented below. The fact that  $P_{t,i}^S$  has been shrunk is indicated by its dashed encirclement.

### 3.2.2.1 SSFD

The first taxonomic type to be considered is SSFD, which is illustrated in

- 10 Figure 4C. Let  $w$  be the non-transitive fanout, in terms of a number of state partitions, of state partition  $i$ . In the case of  $P_{t,i}^S$  of Figure 4C,  $w=3$ . Let  $e_1, e_2, \dots, e_w$  each represent a state partition of the non-transitive fanout of state partition  $i$ . In the case of  $P_{t,i}^S$  of Figure 4C,  $e_1, e_2, e_3$  are  $i-1, i, i+1$ . Therefore,  $P_{t+1,e_1}^S, P_{t+1,e_2}^S, \dots, P_{t+1,e_w}^S$  should be recalculated, with forward narrowing equation 2.1, 15 because they might possibly shrink as a result of  $P_{t,i}^S$  having shrunk. In the case of  $P_{t,i}^S$  of Figure 4C,  $P_{t+1,i-1}^S, P_{t+1,i}^S, P_{t+1,i+1}^S$  (which are indicated by a star “\*”) should be recalculated.

### 3.2.2.2 SSRA

- 20 The second taxonomic type to be considered is SSRA, which is illustrated in Figure 4D.  $a_1, a_2, \dots, a_q$ , as defined above, each represent a state partition of the non-transitive fanin for state partition  $i$ , where  $q$  is the non-transitive fanin, in terms of a number of state partitions, of state partition  $i$ . In the case of  $P_{t,i}^S$  of Figure 4D,  $q=2$  and  $a_1, a_2$  are  $i-1, i$ . Therefore,  $P_{t-1,a_1}^S, P_{t-1,a_2}^S, \dots, P_{t-1,a_q}^S$  should be 25 recalculated, with reverse state narrowing equation 2.2, as possibly shrinking as a result of  $P_{t,i}^S$  having shrunk. In the case of  $P_{t,i}^S$  of Figure 4D,  $P_{t-1,i-1}^S, P_{t-1,i}^S$  (which are indicated by a star “\*”) should be recalculated.

### 3.2.2.3 SURA

The third taxonomic type to be considered is SURA, which is illustrated in Figure 4E.  $b_1, b_2, \dots, b_p$ , as defined above, each represent an input partition of the

- 5 fanin for state partition  $i$ , where  $p$  is the fanin, in terms of a number of input partitions, of state partition  $i$ . In the case of  $P_{t,i}^S$  of Figure 4E,  $p=1$  and  $b_1$  is  $r$ .

Therefore,  $P_{t-1,b_1}^U, P_{t-1,b_2}^U, \dots, P_{t-1,b_p}^U$  should be recalculated, with reverse input narrowing equation 2.3, as possibly shrinking as a result of  $P_{t,i}^S$  having shrunk. In the case of  $P_{t,i}^S$  of Figure 4E,  $P_{t-1,r}^U$  (which is indicated by a star “\*”) should be

- 10 recalculated.

### 3.2.2.4 SSRS

The fourth taxonomic type to be considered is SSRS, which is illustrated in Figure 4F. As discussed above,  $e_1, e_2, \dots, e_w$  each represent a state partition of the non-transitive fanout of state partition  $i$ . Also as discussed above, in the case of  $P_{t,i}^S$  of Figure 4,  $w=3$  and  $e_1, e_2, e_3$  are  $i-1, i, i+1$ .

Let  $\text{fanin\_}e_1, \text{fanin\_}e_2, \dots, \text{fanin\_}e_w$  each represent the fanin, in terms of a number of state partitions, for each state partition  $e_1, e_2, \dots, e_w$ . In the case of Figure 4F,  $\text{fanin\_}e_1, \text{fanin\_}e_2, \text{fanin\_}e_3$  are 2, 2, 2. The following list:

- 20  $((g1_1, g1_2, \dots, g1_{\text{fanin\_}e_1-1}), (g2_1, g2_2, \dots, g2_{\text{fanin\_}e_2-1}), \dots, (gw_1, gw_2, \dots, gw_{\text{fanin\_}e_w-1}))$ , which we shall refer to as  $\text{rev\_lists}$ , has each of its items being a list, which we shall refer to as a  $\text{rev\_list}$ . There is one  $\text{rev\_list}$  corresponding to each state partition of  $e_1, e_2, \dots, e_w$ . For each state partition of  $e_1, e_2, \dots, e_w$ , its  $\text{rev\_list}$  indicates the state partitions of its fanin, except for state partition  $i$ . For example,  $\text{rev\_list}$
- 25  $(g1_1, g1_2, \dots, g1_{\text{fanin\_}e_1-1})$  represents each state partition of the fanin of state

partition  $e_1$ , except for state partition  $i$ .  $rev\_list(g2_1, g2_2, \dots g2_{fanin_{e_2}-1})$

represents each state partition of the fanin of state partition  $e_2$ , except for state partition  $i$ .  $rev\_list(gw_1, gw_2, \dots gw_{fanin_{e_w}-1})$  represents each state partition of

the fanin of state partition  $e_w$ , except for state partition  $i$ . In the case of Figure

- 5 4F,  $rev\_lists$  is as follows:  $((i-1), (i-1), (i+1))$ . As can be seen in Figure 4F,  
 $P_{t,i-1}^S, P_{t,i+1}^S$  are the state sets which are attempted to be shrunk (and are therefore starred). In terms of a computer program, reverse state narrowing equation 2.2 is utilized within a doubly-nested loop. The outer loop takes on a successive, and corresponding, pair of values from  $e_1, e_2, \dots e_w$  and  $rev\_lists$ , while the inner 10 loop iterates over each fanin state partition specified by the current  $rev\_list$ . In evaluating equation 2.2, the value selected from  $e_1, e_2, \dots e_w$  determines the value for  $j$ , while each fanin state partition specified by the current  $rev\_list$  determines the value for  $i$ .

### 15 3.2.2.5 SURS

The fifth taxonomic type to be considered is SURS, which is illustrated in Figure 4G. As discussed above,  $e_1, e_2, \dots e_w$  each represent a state partition of the non-transitive fanout of state partition  $i$ . Also as discussed above, in the case of  $P_{t,i}^S$  of Figure 4,  $w = 3$  and  $e_1, e_2, e_3$  are  $i-1, i, i+1$ .

- 20 Let  $fanin\_i\_e_1, fanin\_i\_e_2, \dots fanin\_i\_e_w$  each represent the fanin, in terms of a number of input partitions, for each state partition  $e_1, e_2, \dots e_w$ . In the case of Figure 4G,  $fanin\_i\_e_1, fanin\_i\_e_2, fanin\_i\_e_3$  are 0, 1, 2. The following list:

$((y1_1, y1_2, \dots y1_{fanin\_i\_e_1}), (y2_1, y2_2, \dots y2_{fanin\_i\_e_2}), \dots (yw_1, yw_2, \dots yw_{fanin\_i\_e_w}))$ , which we shall refer to as  $rev\_i\_lists$ , has each of its items being a list, which we shall refer to as a  $rev\_i\_list$ . There is one  $rev\_i\_list$  corresponding to each state partition of  $e_1, e_2, \dots e_w$ . For each state partition of  $e_1, e_2, \dots e_w$ , its  $rev\_i\_list$

indicates the input partitions of its fanin. For example,  $rev\_i\_list$

$(y1_1, y1_2, \dots, y1_{fanin\_i\_e_1})$  represents each input partition of the fanin of state partition

$e_1$ . Likewise,  $rev\_i\_list$   $(y2_1, y2_2, \dots, y2_{fanin\_i\_e_2})$  represents each input partition

of the fanin of state partition  $e_2$ .  $rev\_i\_list$   $(yw_1, yw_2, \dots, yw_{fanin\_i\_e_w})$  represents

5 each input partition of the fanin of state partition  $e_w$ . In the case of Figure 4G,

$rev\_i\_lists$  is as follows:  $((), (r), (r, r+1))$ . As can be seen in Figure 4G,

$P_{t,r}^U, P_{t,r+1}^U$  are the input combination sets which are attempted to be shrunk (and are therefore starred). In terms of a computer program, reverse input narrowing equation 2.3 is utilized within a doubly-nested loop. The outer loop takes on a

10 successive, and corresponding, pair of values from  $e_1, e_2, \dots, e_w$  and  $rev\_i\_lists$ , while the inner loop iterates over each fanin input partition specified by the current  $rev\_i\_list$ . In evaluating equation 2.3, the value selected from  $e_1, e_2, \dots, e_w$  determines the value for  $j$ , while the value for each fanin input partition specified by the current  $rev\_i\_list$  determines the value for  $r$ .

15

### 3.2.2.6 USFD

Before considering the sixth through eighth taxonomic types, Figure 4H depicts the fact that these types are based on a particular input set of the stepping stone matrix fragment, namely set  $P_{t,r}^U$ , having been caused to shrink by 20 some higher-level control procedure to be presented below. The fact that  $P_{t,r}^U$  has been shrunk is indicated by its dashed encirclement.

The sixth taxonomic type, USFD, is depicted in Figure 4I. USFD is similar to the first taxonomic type SSFD, except that the triggering set is a set of input combinations rather than a set of states. Both USFD and SSFD rely on forward narrowing equation 2.1. Let  $z$  be the non-transitive fanout, in terms of a number 25 of state partitions, of an input partition  $r$ . Let each of  $h_1, h_2, \dots, h_z$  represent a state partition of the fanout for an input partition  $r$ . The forward narrowing equation

2.1 is then applied to possibly shrink each of  $P_{t+1,h_1}^S, P_{t+1,h_2}^S, \dots, P_{t+1,h_z}^S$ . In the case of Figure 4I,  $z=2$ ,  $h_1, h_2$  is  $i, i+1$  and the forward narrowing equation 2.1 is applied to  $P_{t+1,i}^S, P_{t+1,i+1}^S$  (which are starred in Figure 4I).

##### 5 3.2.2.7 USRS

The seventh taxonomic type, USRS, is depicted in Figure 4J.

Let  $\text{fanin\_}h_1, \text{fanin\_}h_2, \dots, \text{fanin\_}h_z$  each represent the fanin, in terms of a number of state partitions, for each state partition  $h_1, h_2, \dots, h_z$ . In the case of Figure 4J,  $\text{fanin\_}h_1, \text{fanin\_}h_2$  are 2,2. The following list:

- 10  $((x1_1, x1_2, \dots, x1_{\text{fanin\_}h_1}), (x2_1, x2_2, \dots, x2_{\text{fanin\_}h_2}), \dots, (xz_1, xz_2, \dots, xz_{\text{fanin\_}h_z}))$ , which we shall refer to as *rev\_lists*, has each of its items being a list, which we shall refer to as a *rev\_list*. There is one *rev\_list* corresponding to each state partition of  $h_1, h_2, \dots, h_z$ . For each state partition of  $h_1, h_2, \dots, h_z$ , its *rev\_list* indicates the state partitions of its fanin. For example, *rev\_list*  $(x1_1, x1_2, \dots, x1_{\text{fanin\_}h_1})$  represents each state partition of the fanin of state partition  $h_1$ . *rev\_list*  $(x2_1, x2_2, \dots, x2_{\text{fanin\_}h_2})$  represents each state partition of the fanin of state partition  $h_2$ . *rev\_list*  $(xz_1, xz_2, \dots, xz_{\text{fanin\_}h_z})$  represents each state partition of the fanin of state partition  $h_z$ . In the case of Figure 4J, *rev\_lists* is as follows:  $((i-1, i), (i, i+1))$ . As can be seen in Figure 4J,  $P_{t,i-1}^S, P_{t,i}^S, P_{t,i+1}^S$  are the state sets which are attempted to be shrunk (and are therefore starred). In terms of a computer program, reverse state narrowing equation 2.2 is utilized within a doubly-nested loop. The outer loop takes on a successive, and corresponding, pair of values from  $h_1, h_2, \dots, h_z$  and *rev\_lists*, while the inner loop iterates over each fanin state partition specified by the current *rev\_list*. In evaluating equation 2.2, the value selected from  $h_1, h_2, \dots, h_z$  determines the value for  $j$ , while the each fanin state partition specified by the current *rev\_list* determines the value for  $i$ .

### 3.2.2.8 UURS

The eighth taxonomic type to be considered is UURS, which is illustrated in Figure 4K. As discussed above,  $h_1, h_2, \dots, h_z$  each represent a state partition of

5 the fanout of input partition  $r$ . Also as discussed above, in the case of  $P_{t,r}^U$  of

Figure 4,  $z=2$  and  $h_1, h_2$  is  $i, i+1$ . Let

$fanin\_i\_h_1, fanin\_i\_h_2, \dots, fanin\_i\_h_z$  each represent the fanin, in terms of a number of input partitions, for each state partition  $h_1, h_2, \dots, h_z$ . In the case of

Figure 4K,  $fanin\_i\_h_1, fanin\_i\_h_2$  are 1,2. The following list:

10  $((xil_1, xil_2, \dots, xil_{fanin\_i\_h_1-1}), (xi2_1, xi2_2, \dots, xi2_{fanin\_i\_h_2-1}), \dots, (xiz_1, xiz_2, \dots, xiz_{fanin\_i\_h_z-1}))$ ,

which we shall refer to as  $rev\_i\_lists$ , has each of its items being a list, which we shall refer to as a  $rev\_i\_list$ . There is one  $rev\_i\_list$  corresponding to each state partition of  $h_1, h_2, \dots, h_z$ . For each state partition of  $h_1, h_2, \dots, h_z$ , its  $rev\_i\_list$  indicates the input partitions of its fanin, with the exception of input

15 partition  $r$ . For example,  $rev\_i\_list$   $(xil_1, xil_2, \dots, xil_{fanin\_i\_h_1-1})$  represents each input partition of the fanin of state partition  $h_1$ , with the exception of input partition  $r$ . Likewise,  $rev\_i\_list$   $(xi2_1, xi2_2, \dots, xi2_{fanin\_i\_h_2-1})$  represents each input partition of the fanin of state partition  $h_2$ , with the exception of input partition  $r$ .

$rev\_i\_list$   $(xiz_1, xiz_2, \dots, xiz_{fanin\_i\_h_z-1})$  represents each input partition of the fanin of

20 state partition  $h_z$ , with the exception of input partition  $r$ . In the case of Figure

4K,  $rev\_i\_lists$  is as follows:  $(((), (r+1)))$ . As can be seen in Figure 4K,  $P_{t,r+1}^U$  is the input combination set which is attempted to be shrunk (and is therefore starred). In terms of a computer program, reverse input narrowing equation 2.3 is utilized within a doubly-nested loop. The outer loop takes on a successive,

25 and corresponding, pair of values from  $h_1, h_2, \dots, h_z$  and  $rev\_i\_lists$ , while the inner loop iterates over each fanin input partition specified by the current  $rev\_i\_list$ . In evaluating equation 2.3, the value selected from  $h_1, h_2, \dots, h_z$

determines the value for  $j$ , while the value for each fanin input partition specified by the current *rev\_i\_list* determines the value for  $r$ .

### 3.2.2.9 Additional Considerations

- 5        The above-described taxonomic types assume that the cause of the trigger set's shrinkage is irrelevant. In fact, if the trigger set has been shrunken as a result of certain taxonomic operations, then other taxonomic types of shrinkage are known not to result.

10      For example, if the trigger set (a state set) shrunk because of USFD, then it will not cause shrinking by SSRA or SURA. If the trigger set (a state set) shrunk because of SSFD, then it will not cause shrinking by SURA or SSRA.

15      If the trigger set (a state set) has shrunken because of SSRA, as applied to a particular "j" term, then it will not cause shrinking by SSFD recalculating that same "j" term. Similarly, if the trigger set (an input set) has shrunken because of SURA, as applied to a particular "j" term, then it will not cause shrinking by USFD recalculating that same "j" term.

20      If the trigger set (a state set) has shrunken because of SSRS as applied to a particular "j" term, then it will not cause shrinking by SSRS applied to that same "j" term.

25      If the trigger set (a state set) has shrunken because of USRS as applied to a particular "j" term, then it will not cause shrinking by SSRS applied to that same "j" term.

If the trigger set (a state set) has shrunken because of SSRS as applied to a particular "j" term, then it will not cause shrinking by SURS applied to that same "j" term.

If the trigger set (a state set) has shrunken because of USRS as applied to a particular "j" term, then it will not cause shrinking by SURS applied to that same "j" term.

If the trigger set (an input set) has shrunken because of SURS as applied to a particular "j" term, then it will not cause shrinking by USRS applied to that same "j" term.

5 If the trigger set (an input set) has shrunken because of UURS as applied to a particular "j" term, then it will not cause shrinking by USRS applied to that same "j" term.

If the trigger set (an input set) has shrunken because of SURS as applied to a particular "j" term, then it will not cause shrinking by UURS applied to that same "j" term.

10 If the trigger set (an input set) has shrunken because of UURS as applied to a particular "j" term, then it will not cause shrinking by UURS applied to that same "j" term.

In the discussion below re the bidirectional\_approx procedure, the cause of the trigger set's shrinkage could be added to restrict which further computations are scheduled on the rev\_comp and fwd\_comp lists.

### 3.2.3 Bidirectional Approximation Control Strategy

The third main part of presenting bidirectional approximation, the efficient control strategy, is as follows.

20 The bidirectional approximation control strategy is presented in conjunction with the pseudo code of Figures 5A-E which presents a function, "bidirectional\_approx," that receives the argument "approx\_path." Figure 5B, line 3. approx\_path is a data structure like the stepping stone matrix of Figure 3. Figure 5A presents the pseudo code "path" datatype of approx\_path. Like the 25 stepping stone matrix of Figure 3, it is assumed that the approx\_path passed to bidirectional\_approx has every state set at its max\_time having a non-null intersection with its corresponding error states set.

bidirectional\_approx begins by shrinking each state set at max\_time by replacing it with its intersection with its corresponding error states set. Figure 5B, 30 lines 10-11. For each state set shrunk, it is determined which of the reverse state or reverse input narrowings are thereby triggered for potential shrinking.

Figure 5B, lines 13-15. The taxonomic types of these initial reverse narrowings which may be triggered are SSRA or SURA. These potential reverse narrowings are added to the list “rev\_comps.” Added to rev\_comps is an indication of the set which forms the “j” term in the appropriate reverse narrowing equation. The  
5 “i” or “r” terms, which are associated with a particular “j,” are determined “on the fly.” The “j” term is the single state partition at time  $t+1$  utilized by the above-presented equation 2.2 in determining a narrowed state set (the “i” term) at time  $t$ . Similarly, the “j” term is also the single state partition at time  $t+1$  utilized by the above-presented equation 2.3 in determining a narrowed input set (the “r”  
10 term) at time  $t$ .

The main loop of bidirectional\_approx is then begun. Figure 5B, line 19. The main loop comprises two sub-loops which, respectively, loop through reverse narrowing computations (Figure 5B, line 24 - Figure 5D, line 26) and forward narrowing computations (Figure 5E, lines 4-26).

For reverse narrowing, the sub-loop selects each “j” term ( $j\_term$ ) on the list “rev\_comps.” Figure 5B, line 24. For each  $j\_term$ , its corresponding “i” terms ( $i\_terms$ ) and “r” terms ( $r\_terms$ ) are found “on the fly” by finding, respectively, the state and input fanins of the  $j\_term$ . Figure 5B, lines 26-27.

By determining the “i” or “r” terms “on the fly,” however, a negligible  
 20 amount of redundant reverse state or reverse input computation is performed in  
 the following situation. Where the  $j_{\text{term}}$  was added to  $\text{rev\_comps}$  as a result of  
 a trigger set, call it  $P_{\text{trigger}}^S$ , triggering reverse narrowings of type SSRS, the  
 $i_{\text{terms}}$  of the  $j_{\text{term}}$  should not include that same trigger set  $P_{\text{trigger}}^S$ . Likewise,  
 where the  $j_{\text{term}}$  was added to  $\text{rev\_comps}$  as a result of a trigger set, call it  
 25  $P_{\text{trigger}}^U$ , triggering reverse narrowings of type UURS, the  $r_{\text{terms}}$  of the  $j_{\text{term}}$   
 should not include that same trigger set  $P_{\text{trigger}}^U$ . This slight inefficiency could be  
 removed by an event queue which recorded the corresponding “i” and “r” terms  
 along with each “j” term.

For each  $j_{\text{term}}$  and  $i_{\text{term}}$  pair (looped over by the sub-sub-loop of Figure 5C) a reverse state narrowing is done, according to equation 2.2 (Figure

5C, line 3), in order to attempt to create a new narrowed i\_term (new\_i\_term). If the new\_i\_term is indeed narrower than i\_term, then:

- i) new\_i\_term replaces i\_term in approx\_path.state\_sets (Figure 5C, lines 8-9);
- 5 ii) the resulting new "j" terms (new\_j\_terms) which may be triggered by new\_i\_term are found (Figure 5C, line 11; each new "j" term bears a relationship to new\_i\_term, in accordance with one of types SSRA, SURA, SSRS or SURS, where new\_i\_term is the trigger set);
- 10 iii) the new\_j\_terms are added to rev\_comps immediately, and rev\_comps is sorted such that in subsequent iterations (of the reverse narrowing sub-loop) terms latest in time are taken first (Figure 5C, lines 13-15);
- iv) the new forward computations (new\_fwd\_comps) which may be triggered by new\_i\_term are found (Figure 5C, lines 17-18; each "i" term of new\_fwd\_comps being a state set at a time  $t$ , bearing the relationship of type SSFD to the trigger set new\_i\_term at time  $t-1$ ); and
- 15 v) the new\_fwd\_comps are added to fwd\_comps immediately, and fwd\_comps is sorted such that in subsequent iterations (of the forward narrowing sub-loop) terms earliest in time taken first (Figure 5C, lines 20-23).

For each j\_term and r\_term pair (looped over by the sub-sub-loop of Figure 5D) a reverse state narrowing is done, according to equation 2.3 (Figure 5D, line 3), in order to attempt to create a new narrowed r\_term (new\_r\_term). If the new\_r\_term is indeed narrower than r\_term, then:

- i) new\_r\_term replaces r\_term in approx\_path.input\_sets (Figure 5D, lines 8-9);
- 25 ii) the resulting new "j" terms (new\_j\_terms) which may be triggered by new\_r\_term are found (Figure 5D, line 11; each new "j" term bears a relationship to new\_r\_term, in accordance with

10  
15  
20  
25

5

10

15

20

25

30

- one of types USRS or UURS, where new\_r\_term is the trigger set);
- iii) the new\_j\_terms are added to rev\_comps immediately, and rev\_comps is sorted such that in subsequent iterations (of the reverse narrowing sub-loop) terms latest in time are taken first (Figure 5D, lines 13-15);
  - iv) the new forward computations (new\_fwd\_comps) which may be triggered by new\_r\_term are found (Figure 5D, lines 17-18; each "i" term of new\_fwd\_comps being a state set at a time  $t$ , bearing the relationship of type USFD to the trigger set new\_r\_term at time  $t-1$ ); and
  - v) the new\_fwd\_comps are added to fwd\_comps immediately, and fwd\_comps is sorted such that in subsequent iterations (of the forward narrowing sub-loop) terms earliest in time taken first (Figure 5D, lines 20-23).

The reverse narrowing sub-loop will continue to iterate until there are no more "j" terms. Since rev\_comps is continually being ordered such that latest times are taken first, the loop gradually works its way back from the max\_time to some earliest time at which reverse narrowing can occur. By the time the earliest reverse narrowings have all been executed, a list of forward narrowings may have been built up on fwd\_comps.

For each i\_term (looped over by the forward narrowing sub-loop of Figure 5E, lines 4-26) a forward narrowing is done, according to equation 2.1 (Figure 5E, line 6), in order to attempt to create a new narrowed i\_term (new\_i\_term). In accordance with equation 2.1 presented above, the i\_term is the state set at time  $t$  to be narrowed by the state or input sets at time  $t-1$ . If the new\_i\_term is indeed narrower than i\_term, then:

- i) new\_i\_term replaces i\_term in approx\_path.state\_sets (Figure 5E, lines 11-12);
- ii) the resulting new "j" terms (new\_j\_terms) which may be triggered by new\_i\_term are found (Figure 5E, line 14; each new "j"

term bears a relationship to new\_i\_term, in accordance with one of types SSRA, SURA, SSRS or SURS, where new\_i\_term is the trigger set);

- 5           iii) the new\_j\_terms are added to rev\_comps immediately, and rev\_comps is sorted such that in subsequent iterations (of the reverse narrowing sub-loop) terms latest in time are taken first (Figure 5E, lines 16-18);
- 10          iv) the new forward computations (new\_fwd\_comps) which may be triggered by new\_i\_term are found (Figure 5E, line 20; each "i" term of new\_fwd\_comps being a state set at a time  $t$ , bearing the relationship of type SSFD to the trigger set new\_i\_term at time  $t-1$ ); and
- 15          v) the new\_fwd\_comps are added to fwd\_comps immediately, and fwd\_comps is sorted such that in subsequent iterations (of the forward narrowing sub-loop) terms earliest in time taken first (Figure 5E, lines 22-24).

The forward narrowing sub-loop will continue to iterate until there are no more "i" terms. Since fwd\_comps is continually being ordered such that earliest times are taken first, the loop gradually works its way forward from the earliest time to some latest time at which forward narrowing can occur. By the time the latest forward narrowings have all been executed, a list of backward narrowings may have been built up on rev\_comps.

The main loop of bidirectional\_approx will continue to alternate between its reverse and forward narrowing sub-loops while the following condition is true:

25          there are still reverse narrowings to be determined on rev\_comps OR there are still forward narrowings to be determined on fwd\_comps. The main loop may also terminate if one of the state sets or input sets becomes empty after a shrink (see Figure 5C, line 4; Figure 5D, line 4; Figure 5E, line 7). If the main loop terminates because one of the state sets in approx\_path becomes empty, then

30          there is no path, of length max\_time, from the initial state of the stepping stone matrix (represented by  $P_{0,1}^S, P_{0,2}^S, \dots, P_{0,n}^S$ ) to the error\_states. Otherwise, if the main

loop merely terminates “normally,” then the “stepping stones” between the initial state and the error states have been narrowed, maximally, using equations 2.1 to 2.3.

Thus, the bidirectional approximation control strategy is a type of

- 5 event-driven control in which the bidirectional\_approx begins with the initial events of shrinking each state set at max\_time and then determining the further shrinkages (i.e., events) that cascade therefrom. The manner in which shrinkages cascade is preferably controlled, as described, to alternate between performing all reverse narrowings (until those events are at least temporarily exhausted) and all forward narrowings (until those events are at least temporarily exhausted). The procedure ends when the approx\_path stepping stone matrix has settled into a new state (that is narrower with respect to its initial state) from which no further events can be triggered.
- 10

## 4. Higher-Level Control Structure

15

### 4.1 Overview

Now that the two formal techniques of forward approximation and bidirectional approximation have been described, a higher level control structure, which utilizes these techniques to constrain random simulation, in order to find a path from the initial state  $s_{0,1}, s_{0,2} \dots s_{0,n}$  to a final state  $s_{f,1}, s_{f,2} \dots s_{f,n}$  at some time  $f$ , is presented.

The basic procedure, by which the formal techniques of the present invention and random simulation interact, is by means of a two-part cycle. The first phase of the cycle is the application of formal techniques to determine an overapproximated path from an initial state of  $FSM_{verify}$  to a goal state of  $FSM_{verify}$ . The second phase of the cycle is the application of random simulation to determine at least a partial underapproximated path within the overapproximated path of the first phase. Thus, the determination of an underapproximated path by the second phase is constrained by the

overapproximated path of the first phase. Using the underapproximated path determined by the second phase, the first phase of a successive cycle is started in which formal techniques are used to determine an overapproximated path from an initial state of  $FSM_{verify}$  to a goal state of  $FSM_{verify}$ , but the formal

- 5 techniques are applied between the remaining gaps of the underapproximated path. Successive two-phase cycles are performed until the underapproximation phase has produced an actual sequence of states that spans from an initial state of  $FSM_{verify}$  to a goal state of  $FSM_{verify}$ .

The higher-level control structure, presented herein for implementing this

- 10 basic two-part cycle, is one of recursively spawning processes that execute concurrently. Certain of the spawned processes perform formal overapproximation techniques, while other of the spawned processes perform simulation. The type of search thereby implemented would be exhaustive, but for the execution of each spawned process being limited by its priority level 15 relative to the other spawned processes. Therefore, the priority levels assigned act as a kind of heuristic for focusing the search into more productive avenues. While a particular assignment of priorities is presented herein, by way of example, any variety of priority-assignment technique can be used so long as it acts to focus searching in productive ways.

- 20 Furthermore, while a technique of heuristically limited recursively spawned processes is presented herein by way of an example implementation approach, any type of higher-level control structure can be utilized for implementing the basic two-part cycle of the present invention. Due to the computational complexity of the verifications problems to which the present invention is typically 25 directed, it is generally advantageous to utilize a higher-level control structure which utilizes heuristics.

- It should also be noted that while the present preferred embodiment 30 utilizes random simulation as a type of underapproximation technique, operating in conjunction with formal overapproximation techniques, any other type of underapproximation technique may be utilized since such other

underapproximation technique will also be constrained by the formal overapproximation techniques presented herein.

#### 4.2 Pseudo code

5 There are three basic spawned processes used: forward\_approx, bidirectional\_approx and simulate. These processes, and the overall control strategy they are used to implement, are depicted in pseudo code of Figure 6. Each of these procedures takes two arguments: approx\_path and actual\_path. approx\_path represents a stepping stone matrix, and therefore an 10 overapproximate path, while actual\_path represents an underapproximate path of states in sequence.

Each invocation of foward\_approx (Figure 6D) performs a single application of the forward approximation technique, described previously (Section 3.1 Forward Approximation), upon its approx\_path argument and 15 produces a stepping stone matrix (referred to by the variable aug\_approx\_path) whose path is longer than the approx\_path argument by one additional time step. Figure 6D, lines 5-15. forward\_approx then spawns another forward\_approx process with an incrementally lower priority. Figure 6D, lines 17-18.

bidirectional\_approx (Figures 6E-H) functions in the same way as 20 described above (3.2.3 Bidirectional Approximation Control Strategy), taking its “actual\_path” argument (Figure 6E, line 3) and producing a pruned (or narrowed) path that is still overapproximate. See Figure 6F, lines 8-9, Figure 6G, lines 8-9 and Figure 6H, lines 11-12 where, respectively, state sets, input sets and state sets are replaced by narrowed versions of themselves. As part of operating 25 within the higher-level control structure, bidirectional\_approx also spawns a “simulate” process before terminating (Figure 6H, lines 30-32). This simulate process is given the maximum priority level defined by the variable “max\_prio.”

The “simulate” procedure, of Figures 6I-J, assumes that the approx\_path passed to it has been determined with its time-step 0 state being the same as 30 the last state of it’s actual\_path argument. Each invocation of simulate (Figures 6I-J) takes the last state of actual\_path (referred to by the variable end\_of\_path

at Figure 6I, line 12) and performs one time step of simulation  $FSM_{verify}$  (see Figure 6I, lines 18-20) to produce a new last state for actual\_path (see Figure 6I, lines 22-26). Note that each item of the actual\_path list is itself comprised of two items: a state for  $FSM_{verify}$  and an input combination for transitioning  $FSM_{verify}$  to

5 the next state of actual\_path.

For the one-step simulation an input combination (input\_vector), that is contained in the approx\_path input sets for time 0, must be also applied  $FSM_{verify}$ . The input combination is found by “random\_valid\_input” performing a random walk of the BDDs. Figure 6I, line 16. The one step simulation of

10  $FSM_{verify}$ , performed by one\_step\_fsm\_verify (Figure 6I, line 20), produces a next state called “next\_state” which is concatenated onto a copy of the existing actual\_path to produce a “new\_actual\_path.” Figure 6I, lines 22-26.

A random walk of a BDD can be made to always produce a member of the set it represents as follows. Begin at the root node of the BDD. At each

15 node, including the root, randomly choose to pursue either the “true” or “false” branch from that node. If the “1” leaf node of the BDD is reached, then the walk has produced a member of the set represented by the BDD. If the “0” leaf node of the BDD is reached, then backtrack to the next-to-last node and choose the other branch which must, due to the structure of BDDs, lead by some path to the

20 “1” leaf node.

The first action “simulate” always takes is to spawn off another “simulate” process, at an incrementally lower priority, to try another randomly generated input combination. Figure 6I, lines 9-10. It is preferable, for each approx\_path being tried, that the recursive calls to “simulate” are random cyclic meaning that

25 each such call randomly generates a different input\_vector until all possible input vectors have been generated.

If the next state resulting from the one-step simulation of  $FSM_{verify}$  is contained in the error state sets, then the entire search process is halted and new\_actual\_path is returned to the user as a concrete path from the initial state

30 to an error state. Figure 6I, lines 28-30. If the next state resulting from the one-

step simulation of  $FSM_{verify}$  is not contained in the error state sets, then “simulate” continues as follows.

- The next\_state resulting from the one-step simulation of  $FSM_{verify}$  is tested to verify that it is contained in the approx\_path state sets for time 1 and that it
- 5 has not already been generated by another simulation process. Figure 6J, lines 1-2. When such a next\_state is found, then:
- i) next\_state is added to a global has table so that it will not be pursued by another process (Figure 6J, line 6),
  - 10 ii) a new\_approx\_path is determined with a stepping stone matrix that just contains state sets at time 0 , just contains input sets at time 0 , just contains next\_state in the state sets, contains any input combination in the input sets and has max\_time set to 0 (Figure 6J, lines 8-10); and
  - 15 iii) a forward\_approx process is spawned with new\_approx\_path and new\_actual\_path as its arguments (Figure 6J, lines 12-13).

For purposes of pseudo code illustration, processes are spawned (or spun off) with a “spawn\_process” function that takes as arguments: the priority the spun off process is to assume and a call to the function to be spun off as an independent process. All functions spun off with spawn\_process are concurrently scheduled processes, whose execution with respect to each other is only limited by their relative priorities. While the pseudo code for spawn\_process itself is not shown, it is called at the following locations in Figure 6:

- 20
- 25
- Figure 6C, line 27, as part of initially starting a state space search, in accordance with the higher-level control structure presented herein, with the invocation of a forward\_approx process;
- Figure 6D, lines 17-18, as part of continuing a forward approximation state space search;

- Figure 6D, lines 25-26, as part of forking off a bidirectional approximation narrowing process from a forward approximation state space search;
- 5                   Figure 6H, lines 30-32, as part of spawning a “simulate” process before terminating a bidirectional approximation narrowing process;
- Figure 6I, lines 9-10, as part of spawning another, parallel, simulation process to search for a goal state; and
- 10                  Figure 6J, lines 12-13, as part of starting a new forward approximation search using a just-simulated-to state as the new starting point.

A COMMITTEE APPROVED STATEMENT

### 4.3 Example

The operation of the overall search control structure of Figure 6 is illustrated in conjunction with the example shown in Figures 7 and 8. Starting from an initial state, Figure 7 depicts a series of process invocations. Each process is depicted with three items of information:

- i) the type of the process, these are “FA” for forward\_approx (Figure 6D, line 3), “BA” for bidirectional\_approx (Figure 6E, line 3) and “Sim” for simulate (Figure 6I, line 4);
- ii) a unique process ID (indicated by “ID#<unique num>”); and
- iii) a process priority (indicated by “PRIO = <a priority level>”) that indicates, relative to all other processes, a processes relative priority in claiming processor execution resources.

25                  Figure 8 is essentially a greatly detailed presentation of Figure 7. Figure 8 presents the “central column” of the processes of Figure 7, namely:

- initial (Figure 8A),
- ID#1 (Figure 8B),
- ID#2 (Figure 8C),
- 30                 ID#3 (Figure 8D),
- ID#5 (Figure 8E),

- 5 ID#6 (Figures 8F-G),  
ID#8 (Figure 8H),  
ID#9 (Figure 8I),  
ID#12 (Figure 8J),  
ID#13 (Figures 8K-L),  
ID#16 (Figure 8M),  
ID#17 (Figure 8N), and  
ID#18 (Figure 8O).

This “central column” of processes is intended to represent a complete  
10 line of search, starting with the variable actual\_path just containing the initial  
state (as shown in Figure 8A, line 4) and ending with a three time-step path that  
reaches a goal state (as shown in Figure 8O, lines 26-28).

While the below discussion of Figure 7 focuses on the “central column” of  
15 processes, it can be seen in Figures 7A-B that other avenues of search are also  
spawned. For example, when process ID#3 spawns the bidirectional\_approx  
process ID#5, it also spawns another forward\_approx process ID#4. While not  
shown in Figure 7, this chain of forward\_approx invocations continues  
indefinitely, but is limited by the decreasing priority of each succeeding  
forward\_approx process. For example, the process ID#4 already has a priority  
20 of 4, meaning that it must wait for all higher level processes to complete before it  
will be processed further. As can be seen, all the processes of the “central  
column” of Figure 7, with the exception of process ID#3, have priorities of either  
1 or 2. These consistently high priorities mean that while the “central column” is  
not executed in a simple linear fashion, the higher-level control structure does  
25 tend to greatly focus upon it and bring it to rapid conclusion. Were this “central  
column,” however, not able to reach a goal state, then the other branches from it  
are available for the pursuit of other potential solutions.

A discussion of the execution of the “central column” of Figure 7, in terms  
of the higher-level control structure of Figure 6, follows. Also, certain of the other  
30 avenues of search that deviate from this “central column” are discussed briefly.

The higher-level control structure has declarations of important data structures in Figure 6A and the first pseudo code to be “executed” are the initializations of Figure 6B.

An Initial Process initializes `approx_path` to contain only an initial state at time 0 , and to accept any input combination at time 0 . Figure 6C, lines 1-21. If the initial state has a non-null intersection with the `error_states`, then the initial state is a path to a goal state and the search process ends. Figure 6C, line 25. In the much more typical case, however, the Initial Process spawns off a `foward_approx` process with `approx_path` having the initialized value and `actual_path` being a list of only the initial state. Figure 6C, line 27. When the initial process spawns off a `forward_approx` process, the `forward_approx` process is given the highest priority level of “`max_prio`.”

In the example of Figure 7A, the `forward_approx` process, spun off by the initial process, is given a unique process ID#1. As can be seen in the example of Figure 8A, the Initial Process initializes `approx_path` to have 3 state partitions, 2 input partitions and a `max_time` of 0 . `actual_path`, the variable that is to contain a sequence of states reachable from a start state of  $FSM_{verify}$  , is initialized to contain the initial state chosen.

From the initial state, three invocations to `forward_approx` are done, to create processes ID#1, ID#2 and ID#3, to bring the stepping stone matrix of `approx_path` forward by three time steps until a goal state is reached. See the `approx_path` matrix of process ID#3 shown in Figure 8D, lines 9-18. The `approx_path` matrix of ID#3 represents an overapproximate path from a start state to a goal (or error) state. As can be seen in Figure 7A, each of processes ID#1, ID#2 and ID#3 has a successively lower priority.

Having found an overapproximate path, the focus of the higher-level control structure changes (see Figure 6D, lines 24-26, where reaching a goal state causes invocation of `bidirectional_approx`) to trying to lessen the amount of overapproximation of the overapproximated path.

It should be noted, however, that off of the “central column” is a chain of `forward_approx` invocations that continue concurrently. As can be seen in Figure

7A, in addition to spawning process ID#5 of the “central column,” process ID#3 also spawns another foward\_approx process ID#4. Process ID#4, however, is given an incrementally lower priority of 4, while process ID#5 is given the max\_prio priority level of 1.

5 Note that since the path of the stepping stone matrix of ID#3 is overapproximate, there may not be, in fact, an actual path of states from start state to goal state. This uncertainty is due to the fact that overapproximate sets of states contain states additional to those that could actually be reached by the  $FSM_{verify}$  at each step along the path.

10 The high priority objective of the higher-level control structure is to try to  
prune (or narrow) the overapproximate state sets, of the approx\_path of ID#3, as  
much as possible to enhance the chances that a path of actual states can be  
selected. This pruning is accomplished by the bidirectional\_approx process of  
ID#5 which yields the approx\_path matrix of Figure 8E, lines 8-18. Note that  
15 subsequent to the pruning, the approx\_path output by the bidirectional\_approx  
process ID#5 is still overapproximate, but is overapproximate to a lesser extent.

As can be seen in the example of Figure 7A, the bidirectional\_approx process with ID#5 spawns off a simulate process with ID#6 (i.e., begins the second phase of a cycle as discussed above in Section 4.1) with the maximum priority level of 1.

The next step is to attempt to identify by a single step of simulation, in the state sets of time step 1 of the approx\_path of ID#5, an actual state for  $FSM_{verify}$  that can be reached from the initial state at time step 0. This single step of simulation is performed by the simulate process with ID#6 that is shown in detail in Figures 8F-G (see also Figure 6H, lines 30-32 where bidirectional\_approx ends by spawning a simulate process). In particular, Figure 8G shows the result of the single simulation step. new\_actual\_path, the variable which contains an actual sequence of states from an initial state and hopefully towards a goal state, is augmented to contain a second state at time step 1 (note that in Figure 8, actual\_path is just shown as a sequence of states and the input combination for reaching the next state of the sequence is not shown). The approx\_path matrix

from process ID#5 is also disregarded by process ID#6 and a new\_approx\_path stepping stone matrix is created that only has a (relative) time step 0 state and that time step 0 state is the state just simulated to by process ID#6. See Figure 6J, lines 8-10.

- At this point a process, similar to the spawning of the processes with ID#’s 1, 2 and 3, repeats. See Figure 6J, lines 12-13 which contains the pseudo code by which simulate spawns a forward\_approx process. From the simulate with process ID#6, two successive forward\_approx processes, with ID#8 and ID#9, are spawned. These two forward approximation processes take the new “start state,” of the new\_approx\_path stepping stone matrix of Figure 8G, forward by two time steps. See Figure 8I, lines 8-18, for an illustration of the stepping stone matrix resulting after the second of these two forward approximations is performed. After performing these two forward approximations, it is assumed for the purposes of this example that the state sets at (relative) time step 2, in Figure 8I, lines 11-13, yield an intersection with a goal state. Assuming that the previous single simulation step of ID#6 did in fact lead to an actual state that is on a path to the goal state, this is presented herein as a plausible assumption. Since it had initially taken three time steps, when starting from an actual initial state of  $FSM_{verify}$ , to produce a set of states that intersected with a goal state at process ID#3, it is plausible to assume that starting from process ID#6, where a simulation step has already produced an advance of one time step, only another two time steps are necessary to once again intersect with a goal state.

In addition to the above described “central column” processes started by process ID#6, it is also important to note that simulate process ID#6 also spawns off an indefinite chain of simulations, limited only by priority level. As is shown, process ID#6 spawns off another simulate process with ID#7 at the next lower priority level and ID#7 itself spawns off another simulate process with ID#10 at a still lower priority of 3. By way of example, there is also shown simulation process ID#7 spawning off a forward\_approx process ID#11. This indicates that simulate process ID#7 is also able to find another state actually reachable in one time step from the starting state, as simulate process ID#6 is

able to do. Note however, that the forward\_approx process with ID#11 has only a priority of 2, compared to priority 1 for forward\_approx process ID#8, since the process of ID#11 is spawned with a level of priority equal to that of its parent simulation process ID#7. Other metrics for determining the priority of a 5 spawned-off forward\_approx process may be used. For example, the forward\_approx process may be given a priority level proportional to the distance from the simulated-to state (i.e., the state reached by the execution of the simulate process) to max\_time. This metric gives simulations which appear to be closer to an error state a greater chance of executing.

10 Another digression off the “central column” is also shown in Figure 7A by forward\_approx process ID#9 spawning off another forward\_approx process ID#14 at an incrementally lower priority level.

15 Returning to a discussion of the “central column,” we see that once again, in a manner similar to that discussed above for the foward\_approx process ID#3 (which invoked bidirectional\_approx process ID#5), foward\_approx process ID#9 invokes the bidirectional\_approx process ID#12. The bidirectional\_approx of ID#12, shown in Figure 8J, prunes the overapproximate two time-step approx\_path of process ID#9 (and Figure 8I). The pruned approx\_path matrix produced process ID#12, and shown in Figure 8J, is still overapproximate but is 20 likely to be less overapproximate than the approx\_path of process ID#9 that was passed to it.

25 Another single simulation step is then taken by the simulate process ID#13, which is shown in Figures 8K-L. As can be seen in Figure 8L, the result of the second simulation is to produce a two time-step actual path. See the value for variable new\_actual\_path at Figure 8L, line 3. A new stepping stone matrix is shown in Figure 8L which has as its relative time step 0 state the just-simulated-to state of time step 2 of new\_actual\_path.

Only one forward\_approx process, with ID#16, is then assumed to be necessary in order to produce a stepping stone matrix (as shown for the 30 approx\_path of Figure 8M, lines 9-18) whose max\_time state sets (in this case max\_time is just the relative time step of 1) intersect a goal state.

A bidirectional\_approx process with ID#17, shown in Figure 8N, is then done to prune the overapproximate one time-step approx\_path of process ID#16.

A third single step of simulation is then performed by process ID#18, from 5 the relative “initial” state of the approx\_path of process ID#17, to the relative time step 1. This third simulation is illustrated in Figure 8O. As can be seen at Figure 8O, lines 26-28, this third step of simulation ends the search and produces a three time-step path from an initial state of *FSM<sub>verify</sub>* to a goal state of *FSM<sub>verify</sub>*.

If an error is not present in the *FSM<sub>verify</sub>* under test (i.e., a goal state 10 cannot be reached), then the search procedure of the present invention will continue to spawn processes indefinitely.

#### HARDWARE ENVIRONMENT

Typically, the functional verification of the present invention is executed 15 within a computing environment (or data processing system) such as that of Figure 9. Figure 9 depicts a workstation computer 900 comprising a Central Processing Unit (CPU) 901 (or other appropriate processor or processors) and a memory 902. Memory 902 has a portion 903 of its memory in which is stored the software tools and data of the present invention. While memory 903 is depicted 20 as a single region, those of ordinary skill in the art will appreciate that, in fact, such software may be distributed over several memory regions or several computers. Furthermore, depending upon the computer’s memory organization (such as virtual memory), memory 902 may comprise several types of memory (including cache, random access memory, hard disk and networked file server). 25 Computer 900 is typically equipped with a display monitor 905, a mouse pointing device 904 and a keyboard 906 to provide interactivity between the software of the present invention and the chip designer. Computer 900 also includes a way of reading computer readable instructions from a computer readable medium 907, via a medium reader 908, into the memory 902. Computer 900 also 30 includes a way of reading computer readable instructions via the Internet (or other network) through network interface 909. Software and data of the present

invention may be embodied, in computer readable code devices, upon computer readable medium 907. Software and data of the present invention may be transmitted into memory portion 903, via network interface 909, by way of a data-carrying signal. Such data signal is typically either electronic or

5 electromagnetic.

While the invention has been described in conjunction with specific embodiments, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art in light of the foregoing description.

10 Accordingly, it is intended to embrace all such equivalents, alternatives, modifications and variations as fall within its spirit and scope.

1004620 001602